Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-12-19
1999-09-28
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711171, G06F 1208
Patent
active
059604549
ABSTRACT:
The performance of a computer system having a faster memory unit and a slower memory unit is improved. Memory locations of the faster memory unit are shared by a plurality of memory locations of the slower memory unit. The frequently accessed routines and data structures in the system are identified. The size of each frequently accessed routine is determined. Each routine is associated with a Moment Value computed according to a size of each routine and a frequency of access of the routine. The Moment Values and the associated routines are sorted in descending order in a sorted Moment Value list so that the routine with the largest Moment Value is first in the sorted Moment Value list. The associated routines are arranged in the order of decreasing Moment Value at memory locations in the slower memory unit of the computer.
The performance of the program running on the computer system is improved by reducing contention for faster memory space among the frequently accessed routines.
REFERENCES:
patent: 5001665 (1991-03-01), Gergen et al.
patent: 5349656 (1994-09-01), Kaneko et al.
patent: 5630097 (1997-05-01), Orbits et al.
patent: 5651135 (1997-07-01), Hatakeyama
patent: 5752261 (1998-05-01), Cochcroft, Jr.
Profile Guided Code Positioning, Karl Pettis and Robert C. Hansen, Hewlett-Packard Company, California Language Laboratory, proceedings of the ACM SIGPLAN'90 Conference.
Analysis of Techniques to IMprove Protocol Processing Latency, David Mosberger, Larry L. Peterson, Patrick G. Bridges, and Sean O'Malley, Dept. of Computer Science University of Arizona. (Date Unknown).
Improving Instruction Cache Behavior by Reducing Cache Pollution, Rajiv Gupta, Dept. of computer Science University of Pittsburg, Chi-Hung Chi, Philips Laboratories North American Philips Corp. (Date Unknown).
Technical Disclosure Bulletin, vol. 36 No. 04 Apr. 1993, Arbitrary Congruence Class Assignment.
Technical Disclosure Bulletin, vol. 27 No. 2 Jul. 1984, XOR Randomization in Cache Congruence Class Indexing.
Technical Disclosure Bulletin, vol. 31 No. 1 Jun. 1988, Improved Hash and Index Searching Techniques For Computers Using A Cache And/Or Virtual Memory.
Mandal Manas
Martino Michael John
Worthington Bruce Lee
Chan Eddie P.
International Business Machines - Corporation
LaBaw Jeffrey S.
Portka Gary J.
LandOfFree
Avoiding cache collisions between frequently accessed, pinned ro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Avoiding cache collisions between frequently accessed, pinned ro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Avoiding cache collisions between frequently accessed, pinned ro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-716299