Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-01-14
1998-02-17
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257316, H01L 2362
Patent
active
057194270
ABSTRACT:
A non-volatile memory cell uses a p+ diffusion region spaced a lateral distance from the n+ drain of the n-channel programmable transistor. A diode between this p+ diffusion and the n+ drain has a low breakdown voltage because of the close spacing of the high-doping n+ and p+ diffusions. This diode generates electrons when avalanche breakdown occurs. The avalanche electrons are swept up into the programmable gate during programming. Since the avalanche electrons are generated by the diode rather than by the programmable transistor itself, programming efficiency no longer depends on the channel length and other parameters of the programmable transistor. The breakdown voltage of the diode is adjusted by varying the lateral spacing between the n+ drain and the p+ diffusion. Smaller lateral spacing enter avalanche breakdown at lower voltages and thus program the programmable transistor at a lower drain voltage. A drain voltage less than the power supply is possible with the diode, eliminating the need for a charge pump for the drain. A deep p-type implant under the n+ drain can also form the diode. The diode can be used for input-protection (ESD) devices.
REFERENCES:
patent: 4935790 (1990-06-01), Cappelletti et al.
patent: 5235541 (1993-08-01), Edme et al.
patent: 5301150 (1994-04-01), Sullivan et al.
patent: 5322803 (1994-06-01), Cappelletti et al.
patent: 5337274 (1994-08-01), Ohji
patent: 5340760 (1994-08-01), Komori et al.
patent: 5371393 (1994-12-01), Chang et al.
patent: 5404037 (1995-04-01), Manley
patent: 5412238 (1995-05-01), Chang
patent: 5440159 (1995-08-01), Larsen et al.
patent: 5457061 (1995-10-01), Hong et al.
patent: 5465231 (1995-11-01), Ohsaki
"A Planar Type EEPROM Cell Structure by Standard CMOS Process for Integration With Gate Array", Ohsaki et al. 1993 IEEE CICC 23.6.1-4.
"A Flash EEPROM Cell with an Asymmetric Source and Drain Structure", Kume et al., 1987 IEDM, 25.8.
"Process and Design Optimization for Advanced CMOS I/O ESD Protection Devices" Daniel & Krieger, 1990 EOS/EDS Sympos. Proceedings, pp. 206-213.
"A Novel Programming Method for High Speed, Low Voltage Flash E2PROM Cells", Ranaweera et al., Solid-State Electronics, pp. 981-989, 1996.
Hui Chi-Hung
Tong Paul C. F.
Auvinen Stuart T.
Hardy David B.
Pericom Semiconductor Corp.
Thomas Tom
LandOfFree
Avalanche-enhanced CMOS transistor for EPROM/EEPROM and ESD-prot does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Avalanche-enhanced CMOS transistor for EPROM/EEPROM and ESD-prot, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Avalanche-enhanced CMOS transistor for EPROM/EEPROM and ESD-prot will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1786272