Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1996-06-25
1999-01-12
Swann, Tod R.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
395823, G06F 1210
Patent
active
058601465
ABSTRACT:
A computer system includes a data processor, a primary translation lookaside buffer for storing page table entries and translating virtual addresses into physical addresses, local memory coupled to the data processor for storing data and computer programs at specified physical addresses, and remotely located memory coupled to the data processor by a computer network for storing data at specified remote physical addresses. The computer system further includes a remote translation lookaside buffer (RTLB) that stores a plurality of remote page table entries. Each remote page table entry represents a mapping between a range of physical addresses and a corresponding range of remote physical addresses. The primary translation lookaside buffer translates a virtual address asserted by the data processor into a physical address. When the physical address does not correspond to a location in the local memory, the RTLB determines whether the physical address matches at least one of the remote page table entries stored in the RTLB, and selects one of those remote page table entries when at least one match is found. The RTLB's selection circuitry selects a single remote page table entry in accordance with predefined RPTE selection criteria when two or more of the remote page table entries match the physical address. Then, a remote physical address is generated by combining a portion of the selected remote page table entry with a portion of the physical address.
REFERENCES:
patent: 4473878 (1984-09-01), Zolnowsky et al.
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5230045 (1993-07-01), Sindhu
patent: 5247629 (1993-09-01), Casamatta et al.
patent: 5497480 (1996-03-01), Hayes et al.
patent: 5649141 (1997-07-01), Yamazaki
patent: 5682512 (1997-10-01), Tetrick
patent: 5710907 (1998-01-01), Hagersten et al.
Patterson et al., "Computer Organization & Design, The Hardware Software Interface," 1994, pp. 491-495.
EPO Search Report, EP97304324, Oct. 15, 1997.
Aybay Gunes
Vishin Sanjay
Portka Gary J.
Sun Microsystems Inc.
Swann Tod R.
Williams Gary S.
LandOfFree
Auxiliary translation lookaside buffer for assisting in accessin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Auxiliary translation lookaside buffer for assisting in accessin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Auxiliary translation lookaside buffer for assisting in accessin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525473