Autonomous address translation in graphic subsystem

Details Autonomous address translation in graphic subsystem Autonomous address translation in graphic subsystem

2006-05-23

2006-05-23

Tung, Kee M. (Department: 2671)

Computer graphics processing and selective visual display system

Computer graphics display memory system

Texture memory

C345S519000, C345S531000, C345S568000, C711S202000

Reexamination Certificate

active

07050061

ABSTRACT:
A texture caching controller, located on the graphics card, handles address logical-to-physical translation for texture addresses which are not downloaded to level-1 memory due to low use or dynamically changing values. This offloads texture memory management duties from the host.

REFERENCES:
patent: 5548709 (1996-08-01), Hannah et al.
patent: 5611064 (1997-03-01), Maund et al.
patent: 5706481 (1998-01-01), Hannah et al.
patent: 5828382 (1998-10-01), Wilde
patent: 5831640 (1998-11-01), Wang et al.
patent: 5842015 (1998-11-01), Cunniff et al.
patent: 5880737 (1999-03-01), Griffin et al.
patent: 5886706 (1999-03-01), Alcorn et al.
patent: 5941968 (1999-08-01), Mergard et al.
patent: 5999189 (1999-12-01), Kajiya et al.
patent: 6002407 (1999-12-01), Fadden
patent: 6002410 (1999-12-01), Battle
patent: 6011565 (2000-01-01), Kuo et al.
patent: 6232990 (2001-05-01), Poirion
patent: 6249853 (2001-06-01), Porterfield
patent: 6292201 (2001-09-01), Chen et al.
patent: 6295068 (2001-09-01), Peddada et al.
Cox et al., “Multi-Level Texture Caching for 3D Graphics Hardware,”Proceedings of the 25th International Symposium on Computer Architechture, 1998.
Foley et al., Computer Graphics: Principles and Practice (2.ed. 1990, corr.1995), pp. 741-744.
Hakura and Gupta, “The Design and Analysis of a Cache Architecture for Texture Mapping,”Proceedings of the 24th International Symposium on Computer Architechture, 1997.
Paul S. Heckbert, “Fundamentals of Texture Mapping and Image Warping,” Thesis submitted to Dept. of EE and Computer Science, University of California, Berkeley, Jun. 17, 1994.
Heckbert, “Survey of Computer Graphics,”IEEE Computer Graphics, Nov. 1986, pp. 56.
Igehy et al., “Prefetching in a Texture Cache Architecture”,IEEE.
Blinn, Jim Blinn's Corner: “Dirty Pixels”,IEEE Computer Graphics and Applications Journal, Jan. 1989, vol. 9, issue 4.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline: Line Clipping”,IEEE Computer Graphics and Applications Journal, Jan. 1991, vol. 11, issue 1.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline: Pixel Coordinates”,IEEE Computer Graphics and Applications Journal, Jul. 1991, vol. 11, issue 4.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline:Sub-Pixelic Particles”IEEE Computer Graphics and Applications Journal, Sep. 1991, vol. 11, issue 5.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline: Grandpa, What Dopes Viewport Mean?”,IEEE Computer Graphics and Applications Journal, Jan. 1992, vol. 12, iss. 1.

Affiliated with

Also associated with

Rating

Autonomous address translation in graphic subsystem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Autonomous address translation in graphic subsystem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Autonomous address translation in graphic subsystem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3582278