Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-28
2006-03-28
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C706S921000
Reexamination Certificate
active
07020852
ABSTRACT:
An automated framework and methodology for the development, testing, validation, and documentation of the design of semiconductor products that culminates in the release of a design kit having a flow manager and flow file to actualize a methodology to design a semiconductor product. The flow framework and methodology receives a methodology and a technology description for the semiconductor product. Then the flow framework and methodology coordinates and tests flow files developed by flow developers using testcases from testcase developers, libraries from library developers and tools from tool from flow developers that may be constantly updated. When a flow file, a testcase, a library, and/or a tool is updated, added, or otherwise changed, ongoing regression testing is accomplished to update the correct flow file. The flow framework and methodology creates a sequence of flows to design the semiconductor product, and each flow, when properly executed, results in a set of deliverables that are input to the next flow. The flows include not only the evolution of the design from a high-level behavioral description to a physical implementation, but also the verification of the specified functions and of manufacturability. Delivered to the customer is a design kit having the tested and validated flow files, along with the flow manager that executes the flow files. Using the design kit, a designer of a semiconductor product can input her/his chip specification; output will be final testable and verifiable design views for a manufacturing facility of the semiconductor product.
REFERENCES:
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5703788 (1997-12-01), Shei et al.
patent: 6212667 (2001-04-01), Geer et al.
patent: 6546524 (2003-04-01), Chankramath et al.
patent: 6552410 (2003-04-01), Eaton et al.
patent: 6634008 (2003-10-01), Dole
patent: 6668360 (2003-12-01), Liu
patent: 2003/0061581 (2003-03-01), Baumgartner et al.
G. Bartels et al., “Flow Management Requirements of a Test Harness for Testing the Reliability of an Electronic CAD System,” 1994 European Design and Test Conference, pp. 605-609.
M. Caron et al., “Mask Cycle Time and Serviceability Improvement Through Capacity Planning and Scheduling Software,” 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 58-61.
E. Siepmann, “A Data Management Interface as part of teh Framework of an Integrated VLSI-Design System,” ICCAD-1989, pp. 284-287.
Amundson Donald Ray
Kirchner Richard Karl
Oeltjen Bret Alan
Peterson Scott Allen
Garbowski Leigh M.
LSI Logic Corporation
Ojaneu Law Offices
LandOfFree
Automation of the development, testing, and release of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automation of the development, testing, and release of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automation of the development, testing, and release of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3533219