Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-24
2007-07-24
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10864642
ABSTRACT:
A controller arranges macrocells having power terminals and ground terminals in desired positions on a semiconductor chip. The power terminals and ground terminals are arranged in a fourth line layer such that the centers of square power terminals and ground terminals substantially coincide with lattice points, and terminals of different types are not mixed along the same row, for example. The controller then forms an orbital power ring, performs terminal processing of the chip internal power line, retrieves from the terminal information library the defined position of a single terminal in each row from among the power terminals and ground terminals, and identifies the position as that of a terminal to be connected. The controller then forms longitudinal power line for each of the power terminals and ground terminals that has the same line width as one side of the terminals so as to overlap with each of the power terminals and ground terminals forming the same row, and connects the orbital power ring with each of the power terminals and ground terminals.
REFERENCES:
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 5490103 (1996-02-01), Haraguchi et al.
patent: 5581202 (1996-12-01), Yano et al.
patent: 5824570 (1998-10-01), Aoki et al.
patent: 5972740 (1999-10-01), Nakamori
patent: 6025616 (2000-02-01), Nguyen et al.
patent: 6305000 (2001-10-01), Phan et al.
patent: 6306745 (2001-10-01), Chen
patent: 6480989 (2002-11-01), Chan et al.
patent: 6504187 (2003-01-01), Furuichi
patent: 6539530 (2003-03-01), Torii
patent: 6657307 (2003-12-01), Iwamoto
patent: 6763511 (2004-07-01), Banno et al.
patent: 6774412 (2004-08-01), Komaki
patent: 2001-168291 (2001-06-01), None
patent: 2001-338982 (2001-07-01), None
patent: 2002-299450 (2002-10-01), None
patent: 2003-115542 (2003-04-01), None
Nagata Shunya
Tooyama Akiko
Foley & Lardner LLP
Lin Sun James
NEC Electronics Corporation
LandOfFree
Automatic wiring method for semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic wiring method for semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic wiring method for semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3735705