Automatic test component generation and inclusion into...

Details Automatic test component generation and inclusion into... Automatic test component generation and inclusion into...

2007-04-30

2010-06-01

Levin, Naum B (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C703S013000, C703S014000, C703S015000, C703S016000

Reexamination Certificate

active

07730435

ABSTRACT:
Methods and apparatus are provided for efficiently generating test components for testing and evaluating a design under test. As a design is being configured, generated test components are made available. In one example, test components are automatically generated and included in a simulation testbench based on selected components in the design. Generally, the test components complement the selected components in the design. Moreover, the test components can be automatically seeded with initial contents.

REFERENCES:
patent: 4495599 (1985-01-01), Haag et al.
patent: 5162728 (1992-11-01), Huppenthal
patent: 5204829 (1993-04-01), Lyu et al.
patent: 5282213 (1994-01-01), Leigh et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5701309 (1997-12-01), Gearhardt et al.
patent: 5726902 (1998-03-01), Mahmood et al.
patent: 5848262 (1998-12-01), Burch
patent: 6026226 (2000-02-01), Heile et al.
patent: 6026230 (2000-02-01), Lin et al.
patent: 6053947 (2000-04-01), Parson
patent: 6067650 (2000-05-01), Beausang et al.
patent: 6072944 (2000-06-01), Robinson
patent: 6086624 (2000-07-01), Murata
patent: 6110223 (2000-08-01), Southgate et al.
patent: 6152612 (2000-11-01), Liao et al.
patent: 6182247 (2001-01-01), Hermann et al.
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6247165 (2001-06-01), Wohl et al.
patent: 6286114 (2001-09-01), Veenstra et al.
patent: 6317860 (2001-11-01), Heile
patent: 6389558 (2002-05-01), Hermann et al.
patent: 6425116 (2002-07-01), Duboc et al.
patent: 6460148 (2002-10-01), Veenstra et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6539536 (2003-03-01), Singh et al.
patent: 6588004 (2003-07-01), Southgate et al.
patent: 6591403 (2003-07-01), Bass et al.
patent: 6606532 (2003-08-01), Yasuura et al.
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6618839 (2003-09-01), Beardslee et al.
patent: 6654919 (2003-11-01), Watkins
patent: 6687662 (2004-02-01), McNamara et al.
patent: 6701474 (2004-03-01), Cooke et al.
patent: 6704889 (2004-03-01), Veenstra et al.
patent: 6754862 (2004-06-01), Fairman et al.
patent: 6823497 (2004-11-01), Schubert et al.
patent: 6842888 (2005-01-01), Roberts
patent: 6862563 (2005-03-01), Hakewill et al.
patent: 6883147 (2005-04-01), Ballagh et al.
patent: 6918076 (2005-07-01), Lagoon et al.
patent: 7020854 (2006-03-01), Killian et al.
patent: 7024649 (2006-04-01), Collmeyer et al.
patent: 7036046 (2006-04-01), Rally et al.
patent: 7062427 (2006-06-01), Walther et al.
patent: 7072813 (2006-07-01), Bellemaz et al.
patent: 7076751 (2006-07-01), Nixon et al.
patent: 7076753 (2006-07-01), Cerny et al.
patent: 7085702 (2006-08-01), Hwang et al.
patent: 7089517 (2006-08-01), Yamoto et al.
patent: 7107567 (2006-09-01), LeBlanc
patent: 7110935 (2006-09-01), Hwang et al.
patent: 7200735 (2007-04-01), Wang et al.
patent: 7225416 (2007-05-01), Pritchard et al.
patent: 7318014 (2008-01-01), Molson
patent: 2003/0033374 (2003-02-01), Horn et al.
patent: 2003/0088710 (2003-05-01), Sanhu et al.
patent: 2003/0154465 (2003-08-01), Bollano et al.
patent: 2003/0182641 (2003-09-01), Yang
patent: 2003/0200522 (2003-10-01), Roberts
patent: 2003/0204388 (2003-10-01), Rodriguez et al.
patent: 2003/0225560 (2003-12-01), Garcia et al.
patent: 2005/0065990 (2005-03-01), Allen
patent: 2006/0117274 (2006-06-01), Tsing et al.
Altera Corporation,Simulating Nios Embedded Processor Designs, Feb. 2003, ver. 2.1, Application Note 189, pp. 1-30.
U.S. Appl. No. 10/405,836, Office Action mailed Jan. 18, 2008.
U.S. Appl. No. 10/405,836, Office Action mailed Jul. 5, 2006.
U.S. Appl. No. 10/405,836, Office Action mailed Jan. 31, 2007.
U.S. Appl. No. 10/405,836, Office Action mailed Jun. 18, 2007.
U.S. Appl. No. 10/458,516, Office Action mailed Aug. 24, 2006.
U.S. Appl. No. 10/458,516, Office Action mailed Mar. 3, 2006.
U.S. Appl. No. 10/458,516, Office Action mailed Sep. 26, 2007.
U.S. Appl. No. 10/458,516, Office Action mailed Nov. 21, 2007.
Mahlke, S. et al.,Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators,IEEE, Aug. 30, 2001,47 pages.
Holmberg, Per et al.,The Math Works and Xilnx take FPGAs into Mainstream DSP, New Technologies DSP, Feb. 2001, pp. 14-15.
Kreiner, Christian et al.,A Novel Codesign Approach based on Distributed Virtual Machines, Institute for Technical Informatics, Mar. 2002.
Chin, Darin,Implementing DSP Designes with the Xilnx System Generator and Implementation Tools, Jun. 2001, Syndicated, vol. 1, Issue 2, pp. 1-2.
Xilnx®ChipScope Pro Software and Cores User Manual, Apr. 10, 2002.
Simulink: Dynamic System Simulation for MATLAB®, Version 3, Jan. 1999.
Formal Verification Flow for Xilinx Devices Using the Synplify; Pro® Software and the Conformal™ LEC Tool, Mar. 2003, downloaded from http://www.synplicity.com/literature.
Carter, Grant,System Level simulation of Digital Designs: A Case Study, 1998.
Pelkonen et al.,System-Level Modeling of Dynamically Reconfigurable hardware with SystemC, EE 2003.
Givargis et al,Instruction-Based System-Level power Evaluation of System-on-a-Chip Peripheral Cores, IEEE 2002.
Vink,Programming DSPs using C: efficiency and portability trade-offs, Embedded Systems, May 2000, pp. 19-30.
The Authoritative Dictionary of IEEE Standard Terms, 7thEdition © 2000, p. 915.
Synopsys® SourceModel User's Manual for VHDL, Apr. 1999, pp. 1-15 and 95-106.
Dong S. Ha, Professor, downloaded on Jun. 15, 2006 from http://www.ee.vt.edu/ha.
Graham, Paul et al.,Instrumenting Bitstreams for Debugging FPGA Circuits, 2001 Proceedings of the 9thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines, ten unnumbered pages.

Affiliated with

Also associated with

Rating

Automatic test component generation and inclusion into... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic test component generation and inclusion into..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic test component generation and inclusion into... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4250740