Automatic layout method of semiconductor integrated circuit

Details Automatic layout method of semiconductor integrated circuit Automatic layout method of semiconductor integrated circuit

2007-09-18

2007-09-18

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

11030297

ABSTRACT:
An automatic layout method of a semiconductor integrated circuit includes an initial arranging step for initially arranging a logic cell which constitutes the logic circuit; a placement base circuit optimizing step for applying a margin of a constant length to a wiring line length obtained from a placement so as to improve timing; an placement change restriction calculating step for calculating a placement change restriction corresponding to the margin of the constant length; and an incremental arranging step in which when a logic cell placement of a corrected logic circuit is improved, a placement improvement having the placement change restriction calculated based upon the placement change restriction calculating step is carried out.

REFERENCES:
patent: 6553338 (2003-04-01), Buch et al.
patent: 6591407 (2003-07-01), Kaufman et al.
patent: 6886147 (2005-04-01), Johnson et al.
patent: 6973632 (2005-12-01), Brahme et al.
patent: 7137093 (2006-11-01), Harn
patent: 2003/0005398 (2003-01-01), Cho et al.
patent: 2003/0088842 (2003-05-01), Cirit
patent: 2004/0243964 (2004-12-01), McElvain et al.
patent: 2005/0034091 (2005-02-01), Harn
patent: 2006/0101361 (2006-05-01), Foreman et al.
L. N. Kannan, et al. “A Methodology and Algorithms for Post-Placement Delay Optimization,” Proc. 31st Design Automation Conference, 1994.
M. Murofushi, et al. “Layout Driven Re-synthesis for Low Power Consumption LSIs,” In Proc. 34th Design Automation Conference, 1997.

Affiliated with

Also associated with

Rating

Automatic layout method of semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic layout method of semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic layout method of semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3773048