Automatic instruction set architecture generation

Details Automatic instruction set architecture generation Automatic instruction set architecture generation

2005-09-06

2005-09-06

Zhen, Wei Y. (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

Reexamination Certificate

active

06941548

ABSTRACT:
A digital computer system automatically creates an Instruction Set Architecture (ISA) that potentially exploits VLIW instructions, vector operations, fused operations, and specialized operations with the goal of increasing the performance of a set of applications while keeping hardware cost below a designer specified limit, or with the goal of minimizing hardware cost given a required level of performance.

REFERENCES:
patent: 5361373 (1994-11-01), Gilson
patent: 5530881 (1996-06-01), Inagami et al.
patent: 5696956 (1997-12-01), Razdan et al.
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5933642 (1999-08-01), Greenbaum et al.
patent: 6035123 (2000-03-01), Razdan et al.
patent: 6058469 (2000-05-01), Baxter
patent: 6182206 (2001-01-01), Baxter
patent: 6233599 (2001-05-01), Nation et al.
patent: 6457173 (2002-09-01), Gupta et al.
patent: 6615340 (2003-09-01), Wilmot, II
patent: 6779107 (2004-08-01), Yates
patent: WO 00/46704 (2000-08-01), None
patent: WO 01/061576 (2001-08-01), None
Bhattacharyya et al. Automatic Test Generation for Micro-architectural Verification of Configurable Microprocessor Cores with User Extensions.
Pendleton et al. Fast Prolog with an Extended General Purpose Architecture. IEEE. 1990. pp. 282-291.
Compton et al., “Confgurable Computing: A Survey of Systems and Software,” Technical Report, Northwestern University, Dept. of ECE, 1999.
Hauck et al., “The Chimaera Reconfigurable Functional Unit,” Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 1997.
Razdan et al., “A High-Performance Microarchitecture with Hardware-Programmable Function Units,” Proceedings of MICRO-27, Nov. 1997.
Wang et al., “Hardware/Software Instruction Set Configurability for System-on-Chip Processors,” Proceedings of Design Automation Conference, 2001.
PCT Notification of Transmittal of the International Search Report dated Feb. 9, 2004, citing the references below.
Manoj Kumar Jain et al: “ASIP Design Methodologies: Survey and Issues”; 14th Int'l Conference on VLSI Design; Jan. 3-7, 2001; pp. 76-81.
Fisher, J. A. et al: “Custom-fit Processors: Letting Applications Define Architectures”; Proceedings of the 29thAnnual IEEE/ACM International Symposium on Microarchitecture;Micro-29. Paris, Dec. 2-4, 1996, Proceedings of the Annual IEEE/ACM Int'l Symposium on Microarchitecture. (Micro), Los Alamitos, IEEE Comp. Soc. Press, U, vol. Symp. 29, Dec. 2, 1996; pp. 324-335.
Aditya, S. et al: “Automatic Architectural Synthesis of VLIW and EPIC Processors”; System Synthesis 1999 Proceeding, 12thInt'l Symposium on San Jose, CA Nov. 10-12, 1999; Los Alamitos, CA, IEEE Comput. Soc, US, Nov. 10, 1999; pp. 107-113.
Ing-Jer Huang et al: “Synthesis of Application Specific Instruction Sets”; IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems; IEEE Inc., New York, vol. 14, No. 6, Jun. 1, 1995, pp. 663-675.

Affiliated with

Also associated with

Rating

Automatic instruction set architecture generation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic instruction set architecture generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic instruction set architecture generation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3440769