Automatic insertion of clocked elements into an electronic...

Details Automatic insertion of clocked elements into an electronic... Automatic insertion of clocked elements into an electronic...

2007-04-17

2007-04-17

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

10660986

ABSTRACT:
A method of improving a design of an electronic circuit includes generating the design, specifying one or more pipeline locations of the design, modifying the one or more pipeline locations of the design, and communicating the results to a user.

REFERENCES:
patent: 4630216 (1986-12-01), Tyler et al.
patent: 5175843 (1992-12-01), Casavant et al.
patent: 5911063 (1999-06-01), Allen et al.
patent: 6151682 (2000-11-01), van der Wal et al.
patent: 6209119 (2001-03-01), Fukui
patent: 6292926 (2001-09-01), Fukui et al.
patent: 6415430 (2002-07-01), Ashar et al.
patent: 6434731 (2002-08-01), Brennan et al.
patent: 6453454 (2002-09-01), Lee et al.
patent: 6466066 (2002-10-01), Yoshikawa
patent: 6564363 (2003-05-01), Dahl et al.
patent: 6609228 (2003-08-01), Bergeron et al.
patent: 6631444 (2003-10-01), Smits et al.
patent: 6651224 (2003-11-01), Sano et al.
patent: 6798421 (2004-09-01), Baldwin
patent: 2002/0184600 (2002-12-01), Sachs
patent: 2003/0145264 (2003-07-01), Siegel et al.
patent: 2003/0182634 (2003-09-01), Chang et al.
patent: 2003/0192020 (2003-10-01), Collins
Chow et al., “EVE: A CAD Tool for Manual Placement and Pipelining Assistance of FPGA Circuits,” ACM, Feb. 2002, pp. 85-94.
“International Technology Roadmap for Semiconductors”, 2001.
McInerney, Rory et al., “Methodology for Repeater Insertion Management in the RTL, Layout, Floorplan and Fullchip Timing Databases of Itanium Microprocessor”, International Symposium on Physical Design, 2000, pp. 99-104.
Chinnery, D.G. et al., “Closing the Gap between ASIC and Custom: An ASIC Perspective”, Proceedings of the Design Automation Conference, Jun. 2000, pp. 637-342.
Carloni, Luca P. et al., “Theory of Latency-Insensitive Design”, IEEE Transactions in Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 9, Sep. 2001, pp. 1059-1076.
Carloni, Luca P. et al., “Latency Insensitive Protocols”, Computer Aided Verification, 11thInternational Conference, CAV'99, Trento, Italy, Jul. 1999, pp. 123-133.
Carloni, Luca P. et al., A Methodology for Correct-by-Construction Latency Insensitive Design', Proc. ICCAD, San, Jose, CA, Nov. 1999, pp. 309-315.
Lu, Ruibing et al., “Flip-Flop and Repeater Insertion for Early Interconnect Planning”, Proceedings of the 2002 Design, Automation and Test in Europe Conference, 2002.
International Search Report dated May 10, 2004.

Affiliated with

Also associated with

Rating

Automatic insertion of clocked elements into an electronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic insertion of clocked elements into an electronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic insertion of clocked elements into an electronic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3741104