Automatic generation of programmable logic device architectures

Details Automatic generation of programmable logic device architectures Automatic generation of programmable logic device architectures

2006-05-23

2006-05-23

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07051313

ABSTRACT:
An “architecture generation engine” is operative with a CAD system to implement circuits into PLD (programmable logic device) architectures and to evaluate performances of different architectures. The architecture generation engine converts a high level, easily specified description of a PLD architecture into a highly detailed, complete PLD architecture database that can be used by a CAD toolset to map a circuit netlist into a PLD. The architecture generation engine also enables performance evaluation of a wide variety of PLD architectures for given benchmark circuits.

REFERENCES:
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5550839 (1996-08-01), Buch et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5687325 (1997-11-01), Chang
patent: 5801546 (1998-09-01), Pierce et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5907248 (1999-05-01), Bauer et al.
patent: 5942913 (1999-08-01), Young et al.
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6519571 (2003-02-01), Guheen et al.
H. Hseih, et al, “Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays,” CICC, 1990, pp. 31.2.1-31.27.
S. Brown, J. Rose, and Z. Vranesic, “A Detailed Router for Field-Programmable Gate Arrays,” IEEE Trans. on CAD, May 1992, pp. 620-628.
G. Lemieux, and S. Brown, “A Detailed Router for Allocating Wire Segments in FPGAs,” ACM/SIGDA Physical Design Workshop, 1993, pp. 215-226.
M. Khellah, S. Brown and Z. Vranesic, “Minimizing Interconnection Delays in Array-Based FPGAs,” CICC, 1994, pp. 181-184.
C. Ebeling, L. McMurchie, S. A. Hauck and S. Burns, “Placement and Routing Tools for the Triptych FPGA,” IEEE Trans. on VLSI, Dec. 1995, pp. 473-482.
D. Cronquist and L. McMurchie, “Emerald—An Architecture-Driven Tool Compiler for FPGAs,” ACM Symp. on FPGAs, 1996, pp. 144-150.
G. Lemieux, S. Brown, D. Vranesic, “On Two-Step Routing for FPGAs,” ACM Symp. on Physical Design, 1997, pp. 60-66.
P. Chow, S. Seo, J. Rose, K. Chung, G. Paez and I. Rahardja, “The Design of an SRAM-Based Field-Programmable Gate Array, Part I: Architecture,” Jun. 1999, pp. 191-197.

Affiliated with

Also associated with

Rating

Automatic generation of programmable logic device architectures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic generation of programmable logic device architectures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic generation of programmable logic device architectures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3599826