Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-12-04
2007-12-04
Whitmore, Stacy (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C712S007000, C712S018000, C712S036000, C712S245000
Reexamination Certificate
active
11109915
ABSTRACT:
A streaming processor circuit of a processing system is automatically generated by selecting a set of circuit parameters consistent with a set of circuit constraints and generating a representation of a candidate streaming processor circuit based upon the set of circuit parameters to execute one or more iterations of a computation specified by a streaming data flow graph. The candidate streaming processor circuit is evaluated with respect to one or more quality metrics and the representation of the candidate streaming processor circuit is output if the candidate streaming processor circuit satisfies a set of processing system constraints and is better in at least one of the one or more quality metrics than other candidate streaming processor circuits.
REFERENCES:
patent: 5535319 (1996-07-01), Pascoe et al.
patent: 5854929 (1998-12-01), Van Praet et al.
patent: 6172990 (2001-01-01), Deb et al.
patent: 6778188 (2004-08-01), Emberling et al.
patent: 6825848 (2004-11-01), Fu et al.
patent: 6892286 (2005-05-01), Hangal et al.
patent: 6925507 (2005-08-01), Hersent
patent: 7054989 (2006-05-01), Mizobata
patent: 7075541 (2006-07-01), Diard
patent: 2004/0003206 (2004-01-01), May et al.
patent: 2004/0003376 (2004-01-01), May et al.
patent: 2004/0128473 (2004-07-01), May et al.
patent: 2004/0153813 (2004-08-01), Swoboda
patent: 2005/0050252 (2005-03-01), Kuno
patent: 2005/0071835 (2005-03-01), Essick et al.
patent: 2005/0257151 (2005-11-01), Wu
patent: 2005/0289621 (2005-12-01), Mungula
Ciricescu et al. “The reconfigurable streaming vector processor”, 2003, Microarchitecture, MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on, pp. 141-150.
Erez, “Stream architectures—efficiency and programmability”, Nov. 16-18, 2004, System-on-Chip, Proceedings, International Symposium on p. 41.
Buck, “Static scheduling and code generation from dynamic dataflow graphs with integer-valued control streams”, Oct. 31-Nov. 2, 1994, Signals, Systems and Computers, Conference Record of the Twenty-Eighth Asilomar Conference on vol. 1, pp. 508-513 vol. 1.
Callahan, “Kernel formation in Garpcc”, Apr. 9-11, 2003, Field-Programmable Custom Computing Machines, FCCM 11th Annual IEEE Symposium on pp. 308-309.
Serebrin et al., “A stream processor development platform”, Sep. 16-18, 2002, Computer Design: VLSI in Computers and Processors, Proceedings. IEEE International Conference on, pp. 303-308.
Greb et al., “GPU-ABiSort: optimal parallel sorting on stream architectures”, Apr. 25-29, 2006, Parallel and Distributed Processing Symposium, IPDPS, 20th International, p. 10 pp.
Kapas et al., “Programmable stream processors”, Aug. 2003, Computer, vol. 36, Issue 8, pp. 54-62.
Kapas et al., “The Imagine Stream Processor”, Sep. 16-18, 2002, Computer Design: VLSI in Computers and Processors, Proceedings. IEEE International Conference on, pp. 282-288.
Bhattacharyya et al., “Mapping DSP applications onto self-timed multiprocessors”, Nov. 2001, Signals, Systems and Computers, Conference Record of the Thirty-Fifth Asilomar Conference on pp. 441-448 vol. 1.
Govindarajan et al., “A novel framework for multi-rate scheduling in DSP applications”, Oct. 25-27, 1993, □□Application-Specific Array Processors, Proceedings., International Conference on, pp. 77-88.
Chiricescu et al., “RSVP II: a next generation automotive vector processor”, Jun. 6-8, 2005, Intelligent Vehicles Symposium, 2005. Proceedings. IEEE, pp. 563-568.
Bellas Nikos
Chai Sek M.
Lau Erica M.
Li Zhiyuan
Linzmeier Daniel A.
Motorola Inc.
Rossoshek Helen
Whitmore Stacy
LandOfFree
Automatic generation of a streaming processor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic generation of a streaming processor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic generation of a streaming processor circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3836897