Automatic early PCI transaction retry

Details Automatic early PCI transaction retry Automatic early PCI transaction retry

1999-08-23

2003-09-23

Lefkowitz, Sumati (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S306000

Reexamination Certificate

active

06625683

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to bus bridge architectures within processor-based systems, and more particularly to a bus bridge with a programmable early retry capability.
2. Description of the Related Art
A bus provides a mechanism for communication between components of a system or microcontroller. A bus is essentially a collection of wires through which data may be transmitted from one part of a system to another part of the system. In a computer system, for example, a bus connects internal components of the computer to the central processing unit, or CPU, and to main memory.
A system with more than one bus can have a bus bridge to connect a pair of busses together. A bus bridge allows a bus master on one bus to generate transactions to access devices connected to the other bus. For example, a PCI host bridge interface allows a CPU to generate PCI master transactions and allows external PCI bus masters to access memory connected to the CPU. In a conventional bus bridge, a bus master making a read request will control the bus until either the data is supplied to the bus master from the target device or a timeout occurs, at which point the bus master is signaled to retry the transaction and disconnects from the bus, freeing the bus so other transactions can occur. When the bus master next regains the bus, it will retry the read transaction. When the read transaction frequently cannot be completed within the timeout period, a retry capability can improve the latency (the time between a request to access the bus is made and obtaining access to the bus) of bus masters on the bus.
However, if the bus bridge delays signaling the bus master to retry the transaction, the bus remains controlled by the bus master between the time the bus master makes the read request and the time the bus bridge signals a retry cycle, even though other bus masters may have requested access to the bus. If the delay occurs infrequently, holding the bus during the delay period can be better for the bus as a whole than having the bus master give up the bus and retry the transaction. If the delay is frequent or long, however, the bus throughput can be degraded because of the time spent during the delay before the bus master is signaled to retry the transaction. This can occur when a bus master is attempting to access busy resources such as memory.
SUMMARY OF THE INVENTION
In a system according to the preferred embodiment, a bus bridge provides a mechanism for causing an external bus master to retry a transaction. The bus bridge is coupled to two busses and provides an automatic retry enable mode. If the automatic retry enable mode is activated, when the external bus master on one bus issues a read request, the bus bridge immediately issues a retry to the external bus master. In one embodiment, when the automatic retry enable mode is activated, the bus bridge treats the read request as a delayed read request and completes the delayed read request asynchronously, supplying data to the external bus master the next time the external bus master retries the read request to the bus bridge following completion of the delayed read request.
One advantage of this mechanism is that the efficiency of the bus is improved by freeing up the bus while the read request is handled by the bus bridge, rather than the bus master holding the bus for up to the maximum number of clocks, and then retrying the transaction when the bus bridge is unable to supply data to complete the read request.


REFERENCES:
patent: 5764929 (1998-06-01), Kelley et al.
patent: 5828865 (1998-10-01), Bell
patent: 5832241 (1998-11-01), Guy et al.
patent: 5870567 (1999-02-01), Hausauer et al.
patent: 5878237 (1999-03-01), Olarig
patent: 5884027 (1999-03-01), Garbus et al.
patent: 5987555 (1999-11-01), Alzien et al.
patent: 6075929 (2000-06-01), MacLaren
patent: 6145044 (2000-11-01), Ogura
patent: 6199131 (2001-03-01), Melo et al.
patent: 6298407 (2001-10-01), Davis et al.
patent: 6385686 (2002-05-01), Brown
PCI Local Bus Specification, Revision 2.1, Jun. 1, 1995, pp. 43-44 and 49-51.*
PCI System Architecture, Fourth Edition,© by MindShare, Inc., by Don Anderson and Tom Shanley, pp. 171 through 198.

Affiliated with

Also associated with

Rating

Automatic early PCI transaction retry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic early PCI transaction retry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic early PCI transaction retry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3058945