Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-10-05
2009-06-23
Phan, Raymond N (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S016000, C710S011000, C711S171000
Reexamination Certificate
active
07552267
ABSTRACT:
A device employs a method for determining the data bus width of a non-volatile memory, such as NAND flash memory. The method performs at least two read operations on the non-volatile memory so as to test the changing of selected data bits. The method may be performed such that weak pull down and pull up operations are performed to test the data outputs of the non-volatile memory.
REFERENCES:
patent: 4766538 (1988-08-01), Miyoshi
patent: 5168562 (1992-12-01), Estepp et al.
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5617546 (1997-04-01), Shih et al.
patent: RE36052 (1999-01-01), Kobayashi et al.
patent: 6101565 (2000-08-01), Nishtala et al.
patent: 6263399 (2001-07-01), Hwang
patent: 6324666 (2001-11-01), Nakamoto
patent: 6449193 (2002-09-01), Love et al.
patent: 6735661 (2004-05-01), Gelke et al.
patent: 7320045 (2008-01-01), Randell et al.
patent: 2004/0128465 (2004-07-01), Lee et al.
patent: 1367496 (2003-12-01), None
patent: 1378914 (2004-01-01), None
Huang Wei Yao
Madter Richard C.
Randell Jerrold R.
Dimock Stratton LLP
Phan Raymond N
Research In Motion Limited
Wilson Jenna L.
LandOfFree
Automatic detection of the bit width of a data bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic detection of the bit width of a data bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic detection of the bit width of a data bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4147687