Automatic clock gating insertion in an IC design

Details Automatic clock gating insertion in an IC design Automatic clock gating insertion in an IC design

2006-07-18

2006-07-18

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07080334

ABSTRACT:
A computer implemented method is provided for deriving gated clock circuitry in an integrated circuit design, the method comprising: identifying a sequential element associated with a feedback loop in the design; producing a feedback loop signature associated with the feedback loop; wherein the signature includes an indication of feedback element instance type for each feedback element instance in the feedback loop, feedback position at each instance of a feedback element type in the feedback loop and a control signal for each instance of a feedback element type in the feedback loop; evaluating the feedback loop signature so as to generate associated stimulus logic; generating associated load logic; and inserting the generated stimulus logic to control a clock input to the sequential element; and inserting the generated load logic to provide a data input to the sequential element.

REFERENCES:
patent: 6434722 (2002-08-01), Kawarabayashi et al.
patent: 6557143 (2003-04-01), Kitahara et al.
patent: 6567017 (2003-05-01), Medlock et al.
patent: 6601221 (2003-07-01), Fairbanks
patent: 6658635 (2003-12-01), Tanimoto
patent: 6691286 (2004-02-01), McElvain et al.
patent: 6745377 (2004-06-01), Baumgartner et al.
patent: 2001/0014964 (2001-08-01), Kawarabayashi et al.
L. Benini et al., “Automatic Synthesis of Low-Power Gated-Clock Finite-State-Machines”, IEEE Transaction on Computer Aided Design, vol. 15, No. 6, Jun. 1996, pp. 630-643.
N. Raghavan et al., “Automatic Insertion of Gated Clocks at Register Transfer Level”, IEEE 12thInternational Conference on VLSI Design, Jan. 1999, pp. 48-54.
P. J. Schoenmakers et al., “Clock Gating on RT-Level VHDL”, IEEE ACM International Workshop on Logic Synthesis 1998, 5 pgs.
F. Theeuwen et al., “Power Reduction Through Clock Gating by Symbolic Manipulation”, VLSI: Integrated Systems on Silicon, Chapman and Hall, London, 1997, 11 pgs.
Qing Wu et al., “Clock-Gating and Its Application to Low Power Design of Sequential Circuits”, IEEE Transactions on Circuits and Systems, vol. 47, No. 3, pp. 415-420.

Affiliated with

Also associated with

Rating

Automatic clock gating insertion in an IC design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic clock gating insertion in an IC design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic clock gating insertion in an IC design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3563968