Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-26
2006-09-26
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07114134
ABSTRACT:
A simple, approximate power optimization in connection with automatic large scale circuit design using a cell library is provided. The cell library of the present invention provides active region information for each cell, and preferably also provides conventional parameters such as cell physical area and cell performance information. Typically, several cells having differing parameters correspond to each cell function provided by the library. A cost function is defined which depends on active region information, and can also depend on physical area and performance. A cell design including cells selected from the library is optimized by substitution of functionally equivalent cells from the library to minimize the cost function. Minimization of active region area provides a simple way to approximately minimize power consumption. Optionally, a second optimization can be performed with a higher fidelity power model using the approximately power-minimized design as a starting point.
REFERENCES:
patent: 3622762 (1971-11-01), Dyer et al.
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 5388055 (1995-02-01), Tanizawa et al.
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5487018 (1996-01-01), Loos et al.
patent: 5598347 (1997-01-01), Iwasaki
patent: 5633805 (1997-05-01), Simonsen
patent: 5663662 (1997-09-01), Kurosawa
patent: 5673200 (1997-09-01), Toyonaga et al.
patent: 5724250 (1998-03-01), Kerzman et al.
patent: 5737236 (1998-04-01), Maziasz et al.
patent: 5763907 (1998-06-01), Dallavalle et al.
patent: 5805459 (1998-09-01), Kapoor
patent: 5838579 (1998-11-01), Olson et al.
patent: 6195630 (2001-02-01), Mauskar et al.
patent: 6209122 (2001-03-01), Jyu et al.
patent: 6336207 (2002-01-01), Shinomiya et al.
patent: 6345379 (2002-02-01), Khouja et al.
patent: 6467068 (2002-10-01), Iyer et al.
patent: 6480815 (2002-11-01), Olson et al.
patent: 6490715 (2002-12-01), Moriwaki et al.
patent: 6496965 (2002-12-01), Van Ginneken et al.
patent: 6671859 (2003-12-01), Naylor et al.
patent: 7017131 (2006-03-01), Barnes
patent: 2004/0153986 (2004-08-01), Sahara et al.
Assenmacher,“BSIM4 Modeling and Parameter Extraction”, Jan. 2003, Infineon Technologies AG, CL TD SIM viewgraphs, 23 pages.
Wang Michael Xiaonan
Zhang Xiaonan
Lin Sun James
Veri Silicon Holdings, Co. LTD
LandOfFree
Automatic circuit design method with a cell library... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic circuit design method with a cell library..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic circuit design method with a cell library... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3611051