Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-10-21
2000-06-13
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 17, G06F 1750
Patent
active
060744308
ABSTRACT:
In a placing design employing standard cell system, a series of steps of merging, improving arraying in one-dimensional array and division are fundamentally alternately repeated to obtain a two-dimensional array of a plurality of cells which have relations interconnections. In the automatic cell placing method, since division is always performed after merging, placing obtained in the previous step can be corrected resulting in placing design having small dispersion in wiring density distribution.
REFERENCES:
patent: 5682321 (1997-10-01), Ding et al.
patent: 5808901 (1998-09-01), Cheng et al.
patent: 5815403 (1998-09-01), Jones et al.
patent: 5818727 (1998-10-01), Sekiguchi
patent: 5831863 (1998-11-01), Scepanovic et al.
patent: 5838585 (1998-11-01), Scepanovic et al.
patent: 5850350 (1998-12-01), Shibuya et al.
patent: 5892688 (1999-04-01), Scepanovic et al.
Yang et al. "Halo: An Efficient Global Placement Strategy for Stranded Cells," IEEE International Symposium on Circuits and Systems, p. 448-451, May 1990.
Cheng and Ho "SEFOP: A Novel Approach to Data Path Module Placement," 1993 IEEE/ACM International Conference on Computer-Aided Design, p. 178-181, Nov. 1993.
Mayrhofer and Lauther "Congestion-Driven Placement Using a New Multi-Partitioning Heuristic," 1990 International Conference on Computer-Aided Design, p. 332-335, Nov. 1990.
Costa et al. "Automatic Generation of Symbolic Cells from a Net-list Description," Proceedings, CompEuro '89, VLSI and Computer Peripherals, VLSI and Microelectronic Applications in Intelligent Peripherals and their Interconnection Networks, p.5/35-5/5/3, May 1989.
Wang and Chen "A Simultaneous Placement and Global Routing Algorithm for an FPGA with Hierarchical Interconnection Structure," 1996 IEEE International Symposium on Circuits and Systems, p. 659-662, May 1996.
Hill "Alternative Strategies for Applying Min-Cut to VLSI Placement," Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors, p. 440-444, Oct. 1998.
Garbowski Leigh Marie
Kabushiki Kaisha Toshiba
Lintz Paul R.
LandOfFree
Automatic cell placing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic cell placing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic cell placing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065047