Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-07-08
2008-07-08
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07398505
ABSTRACT:
An apparatus, program product and method automatically back annotate a functional definition of a circuit design based upon the physical layout generated from the functional definition. A circuit design may be back annotated, for example, by generating a plurality of assignments between a plurality of circuit elements in the circuit design and a plurality of signals defined for the circuit design using a physical definition of the circuit design that has been generated from the functional definition, and modifying the functional definition of the circuit design to incorporate the plurality of assignments into the functional definition.
REFERENCES:
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 7162706 (2007-01-01), Kuang et al.
patent: 2002/0162086 (2002-10-01), Morgan
patent: 2004/0225984 (2004-11-01), Tsao et al.
patent: WO0143166 (2001-06-01), None
Kahng A. B., et al., “Practical Bounded-Skew Clock Routing”, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, Jun. 1997, pp. 199-215, vol. 16, No. 2/3, Sprinter, New York, NY, USA.
Mike Wright, “Experiments with a Plateau-Rich Solution Space”, MIC 2001, 4th Metaheuristics International Conference, Jul. 2001, pp. 317-320, Portugal.
Yip, K. “Clock Tree Distribution”, IEEE Potentials, IEEE, Apr. 1997, pp. 11-14, vol. 16, No. 2, New York, NY, USA.
Bonhomme Y., et al., “Design of Routing-Constrained Low Power Scan Chains”, Electronic Design, Test and Applications, Second IEEE International Workshop on Perth Australia, Jan. 2004, pp. 1-6, Piscataway, NJ, USA.
Liyang Lai, et al., “Logic BIST with Scan Chain Segmentation”, 2004 International Conference on Charlotte, NC, Oct. 26, 2004, pp. 57-66, Piscataway, NJ, USA.
Berthelot D., et al., “An Efficient Linear Time Algorithm for Scan Chain Optimization and Repartitioning”, Proceedings International Test Conference 2002, pp. 781-787, Baltimore, MD, USA.
Dong-Sup Song et al., “Increasing Embedding Probabilities of RPRPs in RIN Based BIST”, pp. 600-613, 2005, Springer Berlin Heidelberg.
Fredrickson Mark S.
Handlogten Glen Howard
McBride Chad B.
Chiang Jack
International Business Machines - Corporation
Tat Binh
Wood Herron & Evans LLP
LandOfFree
Automatic back annotation of a functional definition of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic back annotation of a functional definition of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic back annotation of a functional definition of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2777702