Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-27
2006-06-27
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C714S718000
Reexamination Certificate
active
07069523
ABSTRACT:
A tool for designing integrated circuits that optimizes the placement and timing of memory blocks within the circuit. Given a manufactured slice that has a number of blocks already diffused and logically integrated, the memory generation tool herein automatically considers the available diffused memory and the gate array of the slices to configure and optimize them into a customer's requirements for memory. The memory generation tool has a memory manager, a memory resource database, a memory resource selector, and a memory composer. Together these all interact to generate memories from the available memories within the memory resource database. The memory composer actually generates the RTL logic shells for the memories, and outputs the memory designs in Verilog, VHDL, or other tool synthesis language. Once a memory is created, it is tested. Upon successful testing, the memory manager updates the memory resource database to indicate the successfully tested memory is no longer available as a resource for the generation of further memories. A design integrator may review the memory designs output and further integrate the memory, its timing, testing, etc. with other blocks and functions of the integrated circuit.
REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 5159678 (1992-10-01), Wengelski et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5737234 (1998-04-01), Seidel et al.
patent: 5818728 (1998-10-01), Yoeli et al.
patent: 5818729 (1998-10-01), Wang et al.
patent: 6105053 (2000-08-01), Kimmel et al.
patent: 6377912 (2002-04-01), Sample et al.
patent: 6425116 (2002-07-01), Duboc et al.
patent: 6459136 (2002-10-01), Amarilio et al.
patent: 6552410 (2003-04-01), Eaton et al.
patent: 6629223 (2003-09-01), Bachot et al.
patent: 6779100 (2004-08-01), Keltcher et al.
patent: 2004/0019756 (2004-01-01), Perego et al.
patent: 01202397 (2001-07-01), None
patent: 02202886 (2002-07-01), None
Shiue, “Low Power Memory Design”, Jul. 2002, IEEE, Proceedings, International Conference on Application-Specific Systems, Architectures and Processors, pp. 55-64.
LSI Logic Corp: “Product Brief: Rapid Chip Semiconductor Platform” Dec. 1, 2002, pp. 1-5, XP002304387, from http://web.archive.org/web20021201195647/http://www.Isilogic.com/techlib/marketing-docs/rapidchipj/rapidchip-pb.pdf.
Ogrenci-Mernik, et al., “SPS: A Stragegically Programmable System”, Reconfigurable Architectures Workshop Raw '01, San Francisco, Apr. 2001, pp. 1-8, XP002304440, retrieved from http://www.cs.ucla.edu/(seda/raw01-sps-architecture.pdf.
Anonymous, “52SX Family FPGA” Mar. 2001, pp. 1-10, XP002304714 from Actel Website www.actel.com/documents/RTSXDS.pdf.
Delp Gary Scott
Nation George Wayne
Reuland Paul Gary
Lin Sun James
LSI Logic Corporation
Ojanen Law Offices
LandOfFree
Automated selection and placement of memory during design of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated selection and placement of memory during design of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated selection and placement of memory during design of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3664023