Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-11-16
2008-10-14
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07437700
ABSTRACT:
A system for generating processor hardware supports a language for significant extensions to the processor instruction set, where the designer specifies only the semantics of the new instructions and the system generates other logic. The extension language provides for the addition of processor state, including register files, and instructions that operate on that state. The language also provides for new data types to be added to the compiler to represent the state added. It allows separate specification of reference semantics and instruction implementation, and uses this to automate design verification. In addition, the system generates formatted instruction set documentation from the language specification.
REFERENCES:
patent: 5361373 (1994-11-01), Gilson
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5613098 (1997-03-01), Landau et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5696956 (1997-12-01), Razdan et al.
patent: 5748875 (1998-05-01), Tzori
patent: 5748979 (1998-05-01), Trimberger
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5857106 (1999-01-01), Barbour et al.
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5887169 (1999-03-01), Lacombe
patent: 5889990 (1999-03-01), Coleman et al.
patent: 5896521 (1999-04-01), Shackelford et al.
patent: 5918035 (1999-06-01), van Praet et al.
patent: 5933356 (1999-08-01), Rostoker et al.
patent: 5995736 (1999-11-01), Aleksic et al.
patent: 5999730 (1999-12-01), Lewis
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6028996 (2000-02-01), Sniderman et al.
patent: 6031992 (2000-02-01), Cmelik et al.
patent: 6035123 (2000-03-01), Razdan et al.
patent: 6052524 (2000-04-01), Pauna
patent: 6058466 (2000-05-01), Panwar et al.
patent: 6075938 (2000-06-01), Bugnion et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6216216 (2001-04-01), Bonola
patent: 6230307 (2001-05-01), Davis et al.
patent: 6269409 (2001-07-01), Solomon
patent: 6275893 (2001-08-01), Bonola
patent: 6282633 (2001-08-01), Killian et al.
patent: 6295571 (2001-09-01), Scardamalia et al.
patent: 6321323 (2001-11-01), Nugroho et al.
patent: 6385757 (2002-05-01), Gupta et al.
patent: 6415379 (2002-07-01), Keppel et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6477697 (2002-11-01), Killian et al.
patent: 6496847 (2002-12-01), Bugnion et al.
patent: 6615167 (2003-09-01), Devins et al.
patent: 6658578 (2003-12-01), Laurenti et al.
patent: 0743599 (1996-11-01), None
patent: 0 772140 (1997-05-01), None
Compton et al., “Configurable Computing: A Survey of Systems and Software”, Tech. Rpt. NW University, Dept of ECE, (1999).
Hauk et al., “The Chimaera Reconfigurable Functional Unit”, Proc. of IEEE Symp. on Field Prog. Custom Comp. Mach., (1997).
Razdan et al., “A High Performance Microarchitecture with Hardware Programmable Function Units”, Proc. of Micro 27, (Nov. 1997).
Wang et al., “Hardware/Software Instruction Set Configurability for System on Chip Processors”, Proc. of Design Automation Conf, (2001).
Fauth et al., “Describing Instruction Set Processors Using nML”, IEEE Comp. Soc., pp. 503-507, (Mar. 6, 1995).
Hartoog et al., “Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign”, Proc. of Design Autom Conf., pp. 303-306, (Jun. 9-13, 1997).
Fauth et al., “Generation of Hardware Machine Models from Instruction Set Descriptions”, VSLI Signal Processing/IEEE, pp. 242-250, (Oct. 20, 1993).
Box et al., “Field Programmable Gate Array Based Reconfigurable Preprocessor”, IEEE Workshop on FPGAs for Cust. Comp. Mach., pp. 40-48, (Oct. 13, 1994).
Gonzalez et al., “Configurable and Extensible Processor Change System Design”, Tensilica, Inc. Hot Chips, (1999).
“Accelerated Technology and Tensilica Alliance Provide Comprehensive Hardware and Software Solution with Nucleus Plus Support for the Extensa Processor”, Embedded Sys. Conf-Press Release, (Spring 2000).
Stewart et al., “The Chimaera II Real Time Operating System for Advanced Sensor Based Control Applications”, IEEE Trans. on System, 22(6):1282-1295 (1992).
Lecarme et al., “Software Portability,” McGraw Hill, Inc. (1996).
Singh et al., ““Accelerating Adobe Photoshop with Reconfigurable Logic”,” FPGAs for Custom. Comp. Mach., p. 236-244, XP-010298165 (1998).
Bursky, ““Tool Suite Enables Designers to Craft Customized Embedded Processors”,” Ele. Desig.-USA OnLine!, Penton Publishing, vol. 47 (No. 3), (1999).
Bhattacharyya Nupur
Gonzalez Ricardo E.
Goodwin David William
Killian Earl A.
Konas Pavlos
Do Thuan
Pillsbury Winthrop et al
Tensilica, Inc.
LandOfFree
Automated processor generation system and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated processor generation system and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated processor generation system and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4002455