Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1999-07-27
2003-04-22
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
06553543
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the design of integrated circuits and in particular to the creation of netlists from schematics for the simulation of such schematics.
BACKGROUND
Computer-aided engineering and manufacturing (CAE/CAM) technology consists of software tools that assist in the production of integrated circuits (ICs). Production of an IC begins by representing the circuit design as a schematic. Schematics consist of symbol instances connected by nets which demonstrate the functional design of the circuit. Symbol instances are pictorial icons that represent a complete functional block. Symbol instances can be primitive elements (such as transistors and resistors), abstractions of combinations of primitive elements (such as NAND gates and NOR gates), or higher level groupings of these various elements.
Netlists are a secondary representation of a circuit design. A netlist is a text file describing the circuit. The netlist lists all of the symbol instances and their connecting nets within a schematic. CAE software can be used to translate a schematic into a netlist.
A netlist is used as input to a simulator, another CAE tool. Simulators use netlists and other input files to imitate the function of the circuit design before the design is incorporated in hardware. Simulating a circuit is an efficient and cost effective method of testing a circuit. However, simulating a portion of the circuit design is problematic. One primary problem is that the circuits often contain several million individual instances connected by several million nets. The complexity of such a large structure, even when processed by a powerful computing system, cannot be simulated in its entirety by the simulator. Instead, a portion of the circuit design must be isolated for simulation. Some present systems allow only a portion to be simulated. For example, simulation software from Cadence Design Systems, Inc. of San Jose, Calif., utilizes the n
1
Action command. The n
1
Action command is used to “ignore” a portion of the circuit while simulating other portions of the circuit.
A secondary problem arises in connection with simulating just a portion of the circuit. A partial simulation is not accurate since the load on the simulated portion may depend on circuitry which is not currently being simulated. When using simulation software from Cadence Design Systems, Inc., a testing engineer must estimate the load caused by ignored portions of the circuit and then the engineer must either add this estimated amount, by hand, to the results of the simulation, or may enter this estimate into the computer system and have the system itself add this estimated amount to the results.
What is needed is a way to simulate a portion of a circuit design, while tracking the load effects from the non-simulated portions of the design. This invention would need to offer a higher degree of accuracy than is currently achieved by the testing engineer's estimation techniques in current systems. The invention would also need to be flexible so that changes to the schematic would cause the appropriate change to the load.
SUMMARY OF THE INVENTION
A method and device for automatically generating load circuits for a netlist. A computer system having a schematic for a circuit is used to create a netlist. While constructing the netlist, instances are checked for directives. The directives indicate that the instance should be tracked as a load circuit. For the instances having such a directive, the hierarchal portion of the circuit attached to the instances' nets is flattened. The collected flat circuit replaces the instance in the netlist as a load circuit.
REFERENCES:
patent: 4831543 (1989-05-01), Mastellone
patent: 4878179 (1989-10-01), Larsen et al.
patent: 5043914 (1991-08-01), Nishiyama et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5249133 (1993-09-01), Batra
patent: 5278769 (1994-01-01), Bair et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5461574 (1995-10-01), Matsunaga et al.
patent: 5463563 (1995-10-01), Bair et al.
patent: 5471398 (1995-11-01), Stephens
patent: 5473546 (1995-12-01), Filseth
patent: 5481473 (1996-01-01), Kim et al.
patent: 5526277 (1996-06-01), Dangelo et al.
patent: 5548524 (1996-08-01), Hernandez et al.
patent: 5550714 (1996-08-01), Nishiyama
patent: 5553008 (1996-09-01), Huang et al.
patent: 5568396 (1996-10-01), Bamji et al.
patent: 5586319 (1996-12-01), Bell
patent: 5606518 (1997-02-01), Fang et al.
patent: 5956257 (1999-09-01), Ginetti et al.
“DC and Transient Output Variables.”,HSPICE User's Manual, vol 3, Meta-Software, Inc., HSPICE Version H92,, pp. 4-16—4-18, (1992).
“Probing Subcircuit Currents.”,ADM User's Guide, Version 1.5, ADS Software, Inc., pp, 4-5—4-7, (Feb. 1995).
Engel, T.G., “Splice: A New Analytical Network Analysis Software”,IEEE, pp. 2c6.17-2c6.19, (1995).
Frezza, S.T., et al., “SPAR: A Schematic Place and Route System”,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(7), 956-973, (Jul. 1993).
Harrington, B.K., “SPIL—A Program to Automatically Create ASIC Macro Models for Logic Simulation”,IEEE, pp.p5-5.1—P5.5.4, (1990).
Kim, H.K., et al., “Concurrency Preserving Partitioning (CPP) for Parallel Logic Simulation”,IEEE, 98-105, (1996).
Mitra, J., et al., “Incorporating the DC Load Flow Model in the Decomposition-Simulation Method of Multi-Area Reliability Evaluation”,IEEE, 1245-1253, (1996).
Navabi, Z., et al., “Modeling Strategy for Post Layout Verification”, 7.1-7.4, (1990).
Pavan, P., et al., “A Complete Radiation Reliability Software Simulator”,IEEE Transactions on Nuclear Science, vol. 41, No. 6, pp. 2619-2630, (Dec. 1994).
Sekine, M., et al., “An Advanced Design System: Design Capture, Functional Test Generation, Mixed Level Simulation and Logic Synthesis”,IEEE Proceedings of IEEE Custom Integrated Circuits Conference, 19.4.1-19.4.6, (1989).
Garbowski Leigh Marie
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Smith Matthew
LandOfFree
Automated load determination for partitioned simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated load determination for partitioned simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated load determination for partitioned simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3005923