Automated design method and system for synthesizing digital mult

Details Automated design method and system for synthesizing digital mult Automated design method and system for synthesizing digital mult

1996-04-10

2000-05-23

Lintz, Paul R.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

716 5, 716 6, 716 18, 716 4, 708626, 708625, G06F 1750

Patent

active

06066178&

ABSTRACT:
A computer-based method and system is disclosed that automates the design and layout of digital multiplier circuits. The preferred method utilizes an automatic design generator having a user interface which receives design requirements for a digital multiplier circuit design. A digital multiplier design generator receives the design requirements for the digital multiplier and retrieves relevant component implementations from a component library. Stored digital multiplier benchmarks are then retrieved from a benchmark memory and applied to corresponding digital multipliers to determine which of the various implementations optimally satisfies the user design requirements. Once the optimal digital multiplier implementation is selected, the digital multiplier design generator produces a logic design including a netlist and a physical design including design directives which are then used to place and route the digital multiplier as a finished layout. Once the layout is completed, the finished layout simulation results are then evaluated against the benchmark results to determine if the actual implementation meets the user requirements. If the user requirements are not met by the actual implementation, then information for generating another implementation is fed back to the digital multiplier design generator.

REFERENCES:
patent: 4575812 (1986-03-01), Kloker et al.
patent: 4752905 (1988-06-01), Nakagawa et al.
patent: 4972362 (1990-11-01), Elkind et al.
patent: 4979018 (1990-12-01), Tanaka
patent: 5181185 (1993-01-01), Han et al.
patent: 5197015 (1993-03-01), Hartoog et al.
patent: 5231601 (1993-07-01), Stearns
patent: 5251167 (1993-10-01), Simmonds et al.
patent: 5282148 (1994-01-01), Poirot et al.
patent: 5313414 (1994-05-01), Yang et al.
patent: 5340771 (1994-08-01), Rostoker
patent: 5340772 (1994-08-01), Rostoker
patent: 5341024 (1994-08-01), Rostoker
patent: 5351206 (1994-09-01), Yang et al.
patent: 5377122 (1994-12-01), Werner et al.
patent: 5412591 (1995-05-01), Bapst
patent: 5424971 (1995-06-01), Yang et al.
patent: 5463563 (1995-10-01), Bair et al.
patent: 5469366 (1995-11-01), Yang et al.
patent: 5477466 (1995-12-01), Tripathi et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5798956 (1998-08-01), Park
patent: 5818743 (1998-10-01), Lee et al.
patent: 5898595 (1999-04-01), Bair et al.
Martel et al "Design Strategies for Optimal Multiplier Circuits," IEEE, pp. 42-49, Jul. 1995.
David W. Knapp "Fasolt: A Program for Feedback-Driven Data-Path Optimization," IEEE, pp. 677-695, Jun. 1992.
Kawahito et al. "High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits," IEEE, Jan. 1994, pp. 34-42.
M. Morris Mano, "Digital Design" 1984, by Prentice-Hall, Inc., Englewood Cliffs, New Jersey 07632.
C. Duvvury et al., "Dynamic Gate Coupling of NMOS For Efficient Output ESD Protection," IEEE Proceedings of the IRP, Sanvary, 1992, pp. 141-150.

Affiliated with

Also associated with

Rating

Automated design method and system for synthesizing digital mult does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automated design method and system for synthesizing digital mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated design method and system for synthesizing digital mult will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1834309