Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Reexamination Certificate
2000-05-10
2002-01-22
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
C327S095000
Reexamination Certificate
active
06340903
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
Not applicable.
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
Not applicable.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to sample and hold circuits and, more particularly, to a method and apparatus for extracting a time varying component of an analog signal while resetting the DC level of the signal to a new reference value.
2. Background Information
Sample and hold (S/H) stages are common in many analog circuits, for example in analog to digital converters and other applications where an analog signal needs to be sampled and held for some period of time. These circuits generally function by having a switch through which the input voltage which is to be sampled is supplied to the S/H circuit and a capacitor on which this sampled charge is stored. In the sample mode, the circuit output is derived from the input and the capacitor is charged. During the usually much longer hold mode, the output is based upon the changed placed on the capacitor by the input voltage during the brief sample mode.
An example of a prior art design is shown in
FIG. 1
a
. In this particular design, the charge holding capacitor C
hold
24
is part of a feedback loop to the same op-amp input that receives the input signal V
in
, although a number of other placements can be found in other designs. This particular arrangement is an integrator-type S/H circuit. When switch S
1
25
is closed and S
2
26
is open, the circuit is in sample or track mode and charge accumulates on C
hold
24
. The equivalent circuit is shown in
FIG. 1
b
. The DC gain is given by the ration of R
f
22
to R
i
23
and the overall transfer function is V
out
=−(R
f
/R
i
)(1sR
f
C
hold
)
−1
V
in
, where s is the Laplace transform parameter, so that it acts as an inverting low-pass circuit. The charge accumulated on C
hold
24
is then proportional to V
out
=−(R
f
/R
i
)(V
in
−V
+
), where V
+
is the voltage at the non-inverting terminal of op-amp
21
.
The equivalent circuit during hold mode is shown in
FIG. 1
c
. S
1
25
is open and S
2
26
is closed, and V
out
is determined by the integrated charge stored on C
hold
24
during the sample mode. S
2
26
minimizes signal feedthrough when in hold mode and keeps the common node of the resistive network close to the voltage required when the circuit goes back to the sample mode.
One application of a sample and hold circuit is to extract a time varying component of an analog signal having a DC component of much greater amplitude than the time varying component. The circuit will need to pass and amplify the frequencies in the range of interest while at the same time largely removing any DC component. For example, if the circuit needs to extract a signal with a bandwidth of 10-1000 Hz embedded in an analog signal with a DC level several orders of magnitude larger this time varying portion, a S/H circuit as in
FIG. 1
is inadequate: As a low pass filter, it will amplify the DC component (as well as any offset voltages passed on) more that the signal in the desired bandwidth; and if the resistors are chosen so that this bandwidth is amplified enough to be easily detectable, the DC level will have saturated the output thereby destroying any time varying component. Additionally, its low pass function makes it difficult to obtain a fast settling speed within acceptable values for the resistors and capacitor.
These problems can be reduced by giving the S/H circuit itself a high gain high pass filter function, combining it with additional stages high gain high pass sections, or both. The standard of doing this is to use a large capacitance either in place of, or in series with, the resistor R
i
23
in
FIG. 1
a
. If an additional amplification stage with a standard, non-S/H high pass high gain filter function is added, it would be similar to
FIG. 1
a with the integrating capacitor C
hold
24
and the switches S
1
25
and S
2
26
removed, but a large capacitor would still be needed in the gain path. Although this sort of arrangement may give the desired response characteristics, it produces a number of new problems, largely related to the need for the large electrolytic capacitors in the gain path of the circuit. Additionally, when a gain of several orders of magnitude is needed for the wanted signal, any stray offset voltages are similarly magnified.
Having large capacitors causes several problems as such capacitors are not readily incorporated into an integrated circuit. Prior art solutions thus involve using discreet S/H circuits, resistors/capacitors, and operational amplifiers. This results in the reliability problems associated with discreet solutions, such as board leakage around the (usually FET) S/H and failure of the large electrolytic AC coupling capacitors in the signal path. Use of discreet components also limits the reduction both of the number of components and of the required board area. Additionally, these large off-chip capacitors have problems in radiation due to a susceptibility to induced electromagnetic fields.
SUMMARY OF THE PRESENT INVENTION
The present invention provides a sample and hold circuit which uses an auto-zero feedback technique to cancel the DC level of the input signal and reference this signal to a new baseline. The circuit is based on an op-amp with two separate feedback loops. A first feedback loop is connected to the same op-amp input as the incoming signal and contains a capacitor to store charge from this signal during sample mode and set the output voltage during hold mode. The second feedback loop uses an auto-zero feedback technique and contains an integrator having a predetermined reference voltage, thereby allowing the DC level of the input signal to removed without the need for capacitors in the gain path of the circuit. This allows the sample and hold circuit to extract an embedded time varying signal from the input voltage. It can be configured for a high gain, high pass function, again without the need for large electrolytic capacitors in the gain path, removing the problems associated with such capacitors.
An exemplary embodiment is as a three stage circuit to extract an embedded signal lying in a frequency range, but having an amplitude much smaller than the DC component of the analog signal within which it is embedded. An initial low gain section acts as a buffer before the sample and hold section. Following the sample and hold section, the circuit employs a stage with a high gain high pass function also using auto-zero feedback. This again eliminates the large electrolytic capacitors usually placed in the gain path that can not be implemented as part of a single integrated circuit. Besides eliminating the need for off-chip capacitors in the gain path, by using auto-zero feedback all sample and hold errors are referenced to the output of the sample and hold stage and are not amplified by the total system in a multi-stage configuration as the offset voltages of the amplifiers are not amplified.
Additional objects, advantages, and features of the present invention will become apparent from the following description of its preferred embodiments, which description should be taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 3696305 (1972-10-01), Mitchell et al.
patent: 4119960 (1978-10-01), Hill
patent: 4302689 (1981-11-01), Brodie
patent: 4417160 (1983-11-01), Schade Jr.
patent: 4587443 (1986-05-01), van de Plassche
patent: 4962323 (1990-10-01), Ta
patent: 5177382 (1993-01-01), Kondo et al.
patent: 5182522 (1993-01-01), Tanigawa et al.
patent: 5297424 (1994-03-01), Sackett
patent: H1616 (1996-12-01), Wolfe
patent: 5648738 (1997-07-01), Welland et al.
patent: 5977803 (1999-11-01), Tsugai
patent: 6175254 (2001-01-01), Corio
patent: 0273425 (1988-07-01), None
patent: 2215544 (1989-09-01), None
Gasparik, F. (1980) “Session XI: Data Acquisition Components -THAM 11.2: An Autozeroing Sample and Hold IC ”1980 IEEE Solid State Circuits Conference Digest of Techn
Callahan Timothy P.
Cleveland Michael G.
Nguyen Linh
Parsons Gerald P.
Skjerven Morrill & MacPherson LLP
LandOfFree
Auto-zero feedback sample-hold system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Auto-zero feedback sample-hold system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Auto-zero feedback sample-hold system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2839053