Static information storage and retrieval – Read/write circuit – Serial read/write
Reexamination Certificate
2008-07-01
2008-07-01
Mai, Son L (Department: 2827)
Static information storage and retrieval
Read/write circuit
Serial read/write
C365S236000, C365S239000
Reexamination Certificate
active
07394710
ABSTRACT:
Automatic fault recovery of upsets in a memory controller are provided to minimize data loss. In addition to memory control, the present invention allows for the incorporation of majority voting circuits with integrated alignment between three voted data streams. The memory array is divided into two basic components: (1) the write side (data in); and (2) the read side (data out). Each of these components has a separate memory address counter. The write counter is loaded into a holding register during a synchronization period. After determining the validity of the write cycle for fault tolerance and setting data latency for pipelining, the read counter is loaded with the write counter value. The reading of the memory array commences at the counter value that was stored in the read counter, which is the same as the original write counter value.
REFERENCES:
patent: 5079693 (1992-01-01), Miller
patent: 6934198 (2005-08-01), Lowe et al.
patent: 2003/0172241 (2003-09-01), Shirota
patent: 2003/0206475 (2003-11-01), Duh et al.
Lockheed Martin Corporation
Mai Son L
McDermott Will & Emery LLP
LandOfFree
Auto-recovery fault tolerant memory synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Auto-recovery fault tolerant memory synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Auto-recovery fault tolerant memory synchronization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2752241