Electrical computers and digital processing systems: support – Computer program modification detection by cryptography
Reexamination Certificate
2004-08-09
2009-10-13
Simitoski, Michael J (Department: 2439)
Electrical computers and digital processing systems: support
Computer program modification detection by cryptography
C713S002000, C713S168000, C726S030000, C712S043000, C712S228000, C712S229000, C718S102000, C718S108000
Reexamination Certificate
active
07603566
ABSTRACT:
A microprocessor includes a first information holding unit, a second information holding unit, and a switching authorization unit. The first information holding unit holds process identification information and authentication information which are associated with each other. The second information holding unit denies access from outside, and holds entry information of a process and the authentication information which are associated with each other. The switching authorization unit allows switching process when the authentication information held in the first information holding unit with the authentication information held in the second information holding unit match.
REFERENCES:
patent: 7155743 (2006-12-01), Goodman et al.
patent: 7168065 (2007-01-01), Naccache et al.
patent: 7320129 (2008-01-01), Talwar et al.
patent: 2001/0014157 (2001-08-01), Hashimoto et al.
patent: 2001/0018736 (2001-08-01), Hashimoto et al.
patent: 2002/0051536 (2002-05-01), Shirakawa et al.
patent: 2002/0053024 (2002-05-01), Hashimoto et al.
patent: 2002/0101995 (2002-08-01), Hashimoto et al.
patent: 2003/0033537 (2003-02-01), Fujimoto et al.
patent: 2003/0065933 (2003-04-01), Hashimoto et al.
patent: 2003/0126458 (2003-07-01), Teramoto et al.
patent: 2003/0182571 (2003-09-01), Hashimoto et al.
patent: 2004/0030911 (2004-02-01), Isozaki et al.
patent: 2004/0139341 (2004-07-01), Yamaguchi et al.
patent: 2004/0143748 (2004-07-01), Yamaguchi et al.
patent: 2005/0144438 (2005-06-01), Hashimoto et al.
patent: 2000-66586 (2000-03-01), None
patent: 2002-041168 (2002-02-01), None
patent: 2002-232417 (2002-08-01), None
patent: 2003-108442 (2003-04-01), None
Lie, David et al. “Implementing an Untrusted Operating System on Trusted Hardware”, Oct. 2003.
Suh, G. Edward et al. “Hardware Mechanisms for Memory Integrity Checking”, Nov. 2002.
Suh, G. Edward et al. “AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing”, Jun. 2003.
Yang, Jun et al. “Fast Secure Processor for Inhibiting Software Piracy and Tampering”, 2003 IEEE.
U.S. Appl. No. 10/913,537, filed Aug. 9, 2004, Hashimoto et al.
U.S. Appl. No. 11/060,704, filed Feb. 18, 2005, Haruki et al.
D. L. C. Thekkath, et al., Computer Architecture News Archive, No. 28(5), pp. 168-177, “Architectural Support for Copy and Tamper Resistant Software”, 2000.
G. Edward Suh, et al. “Efficient Memory Integrity Verification and Encryption for Secure Processors”, Laboratory for Computer Science Massachusetts Institute of Technology Cambridge, MA 02139, Jun. 2003, 13 pages.
U.S. Appl. No. 12/274,024, filed Nov. 19, 2008, Hashimoto, et al.
Haruki Hiroyoshi
Hashimoto Mikio
Kabushiki Kaisha Toshiba
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Simitoski Michael J
LandOfFree
Authenticated process switching on a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Authenticated process switching on a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Authenticated process switching on a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4081045