Atomic operation control scheme

Details Atomic operation control scheme Atomic operation control scheme

1994-03-24

1996-12-17

Harvey, Jack B.

G06F 1300

Patent

active

055862748

ABSTRACT:
A split transaction bus system that accommodates atomic operations without locking the bus and without the possibility of deadlock during the atomic operations. The bus system may be used in a computer system that includes a bus, component modules that send transactions to each other on the bus, and a bus controller that limits the types of transactions that can be sent on the bus at any given time. When one module is performing an atomic operation, the bus controller limits transactions to those that do not change the memory image that existed when the atomic operation was commenced. The bus controller, however, permits responses or returns of data, assuming the response or return does not alter the current value of data.

REFERENCES:
patent: 4780821 (1988-10-01), Crossley
patent: 4975870 (1990-12-01), Knicely et al.
patent: 5163144 (1992-10-01), Ikeno
patent: 5175829 (1992-12-01), Stumpf et al.
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5283886 (1994-02-01), Nishii et al.
patent: 5293496 (1994-03-01), White et al.
patent: 5313591 (1994-05-01), Averill
patent: 5345562 (1994-09-01), Chen
patent: 5353414 (1994-10-01), Iida et al.

Affiliated with

Also associated with

Rating

Atomic operation control scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Atomic operation control scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Atomic operation control scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1999707