Static information storage and retrieval – Read/write circuit – Common read and write circuit
Reexamination Certificate
2011-04-05
2011-04-05
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Read/write circuit
Common read and write circuit
C365S189030, C365S189160, C365S189150, C365S189170, C365S189180, C365S189190, C365S230030, C365S230050, C365S233100, C365S233190
Reexamination Certificate
active
07920431
ABSTRACT:
The present disclosure includes methods, and circuits, for operating a memory device. One method embodiment for operating a memory device includes controlling data transfer through a memory interface in an asynchronous mode by writing data to the memory device at least partially in response to a write enable signal on a first interface contact, and reading data from the memory device at least partially in response to a read enable signal on a second interface contact. The method further includes controlling data transfer in a synchronous mode by transferring data at least partially in response to a clock signal on the first interface contact, and providing a bidirectional data strobe signal on an interface contact not utilized in the asynchronous mode.
REFERENCES:
patent: 5054020 (1991-10-01), Meagher
patent: 6920524 (2005-07-01), Lovett
patent: 7213121 (2007-05-01), Barth et al.
patent: 7320049 (2008-01-01), Lovett
patent: 7453738 (2008-11-01), Taruishi et al.
patent: 2004/0153602 (2004-08-01), Lovett
Micron Technology, Inc., Technical Note 29-19: NAND Flash and How to Design It In to Your Next Product, Nov. 2006.
Micron Technology, Inc., Technical Note 47-11: DDR2 Differential DQS Feature, Dec. 2004.
Micron Technology, Inc., Technical Note 47-16: Designing for High-Density DDR2 Memory, May, 2005.
Micron Technology, Inc., Technical Note 48-03: High Performance with SDRAM Modules, Revised Feb. 1999.
Micron Technology, Inc., Technical Note 48-15: Backward Compatibility for Faster SDRAM, Revised Oct. 2005.
Micron Technology, Inc., Technical Note 49-03: RLDRAM II Clocking Strategies, May 2007.
Chen Chih Liang
Lee June
Nobunaga Dean K.
Brooks Cameron & Huebsch PLLC
Hidalgo Fernando N
Ho Hoai V
Micro)n Technology, Inc.
LandOfFree
Asynchronous/synchronous interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous/synchronous interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous/synchronous interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2686533