Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-01-11
2011-01-11
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07870516
ABSTRACT:
A method of converting a Boolean logic circuit into an asynchronous multi-rail circuit is provided. A Boolean logic circuit is converted into a first multi-rail circuit using at least Shannon's expansion. The first multi-rail circuit is technology mapped into a second multi-rail circuit. Completion detection circuitry is added which receives the primary outputs of the second multi-rail circuit.
REFERENCES:
patent: 4686392 (1987-08-01), Lo
patent: 5250856 (1993-10-01), Burton et al.
patent: 5305463 (1994-04-01), Fant et al.
patent: 5526514 (1996-06-01), Pradhan et al.
patent: 5845109 (1998-12-01), Suzuki et al.
patent: 6043674 (2000-03-01), Sobelman
patent: 6075389 (2000-06-01), Umemoto et al.
patent: 6088830 (2000-07-01), Blomgren et al.
patent: 6133761 (2000-10-01), Matsubara
patent: 6509761 (2003-01-01), Taki
patent: 6526542 (2003-02-01), Kondratyet
patent: 6807509 (2004-10-01), Bourdin et al.
patent: 6819150 (2004-11-01), Santosa et al.
patent: 6891410 (2005-05-01), Sadowski
patent: 6964003 (2005-11-01), Thiebeault
patent: 2002/0178432 (2002-11-01), Kim et al.
patent: 2002/0188912 (2002-12-01), Kondratyev
patent: 2004/0019857 (2004-01-01), Teig et al.
patent: 2007/0089082 (2007-04-01), Liu et al.
I. Blunno, J. Cortadella, A. Kondratyev, L. Lavagno, K. Lwin, and C. Sotiriou. Handshake Protocols for De-Synchronization. InProc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 149-158, IEEE Computer Society Press, Apr. 2004.
User Guide. InCeltic User Manual, Cadence Design Systems, Inc., 2004.
D. Chinnery and K. Keutzer. Reducing the Timing Overhead. InClosing the Gap between ASIC and Custom: Tools and Techniques for High-Performance ASIC Design, chapter 3. Kluwer Academic Publishers, 2002.
J. Cortadella, A. Kondratyev, L. Lavagno, and C. Sotiriou. Coping with the Variability of Combinational Logic Delays. InProc. International Conf. Computer Design(ICCD), Oct. 2004.
S. Devadas and K. Keutzer. Synthesis of Robust Delay-Fault Testable Circuits: Theory.IEEE Transactions on Computer-Aided Design, 11(I):87-101, Jan. 1992.
Y. Kukimoto, R.K. Brayton, and P. Sawkar. Delay-Optimal Technology Mapping by DAG Covering. InDesign Automation Conference, pp. 348-351, 1998.
Alex Kondratyev and Kelvin Lwin. Design of Asynchronous Circuits by Synchronous CAD Tools. InProc. ACM/IEEE Design Automation Conference, Jun. 2002.
D. S. Kung. Hazard-Non-Increasing Gate-Level Optimization Algorithms. InProc. International Conf. Computer-Aided Design(ICCAD), pp. 631-634, 1992.
E. Lehman, Y. Watanabe, J. Grodstein, and H. Harkness. Logic Decomposition During Technology Mapping.IEEE Transactions on Computer-Aided Design, 16(8):813-834, Aug. 1997.
S.R Nassif. Modeling and Forecasting of Manufacturing Variations, Proceedings of the ASP-DAC 2001Asia and South Pacific Design Automation Conference, Jan. 30-Feb. 2, 2001, pp. 145-149.
R. Puri, A. Bjorksten, and T. Rosser. Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis. InProc. International Conf. Computer-Aided Design(ICCAD), pp. 2-8, 1996.
M. Prasad, D. Kirkpatrick, R.Brayton, and A. Sangiovanni Vincentelli. Domino. Logic Synthesis and Technology Mapping. InProc. International Workshop on Logic Synthesis, vol. 1, 1997.
Jens Sparsø and Jørgen Staunstrup. Delay-Insensitive Multi-Ring Structures.Integration, the VLSI journal, 15(3):313-340, Oct. 1993.
E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Technical report, U.C. Berkeley, May 1992.
Ivan E. Sutherland. Micropipelines.Communications of the ACM, 32(6):720-738, Jun. 1989.
M. A. Thornton, K. Fazel, R. B. Reese, and C. Traver. Generalized Early Evaluation in Self-Timed Circuits. InProc. Design, Automation and Test in Europe(DATE), pp. 255-259, Mar. 2002.
S. H. Unger. Asynchronous Sequential Switching Circuits. Wiley-Interscience, John Wiley & Sons, Inc., New York, 1969.
Victor I. Varshaysky, editor.Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems. Kluwer Academic Publishers, Dordrecht, The Netherlands, 1990, Chapters 3 and 4.
R. K. Brayton et al, Multilevel Logic Synthesis, Proceedings of the IEEE, vol. 78, No. 2, Feb. 1990.
Cortadella Jordi
Kondratyev Alex
Lavagno Luciano
Sotiriou Christos P.
Dinh Paul
Institute of Computer Science, Foundation for Research and Techn
Steptoe & Johnson LLP
LandOfFree
Asynchronous, multi-rail, asymmetric-phase, static digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous, multi-rail, asymmetric-phase, static digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous, multi-rail, asymmetric-phase, static digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2716644