Asynchronous, independent and multiple process shared memory...

Details Asynchronous, independent and multiple process shared memory... Asynchronous, independent and multiple process shared memory...

2007-01-23

2009-08-18

Thai, Tuan V. (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

C711S149000, C711S154000, C711S218000

Reexamination Certificate

active

07577799

ABSTRACT:
The present invention provides a system and method for implementation and use of a shared memory. The shared memory may be accessed both independently and asynchronously by one or more processes at corresponding nodes, allowing data to be streamed to multiple processes and nodes without regard to synchronization of the plurality of processes. The various nodes may be adaptive computing nodes, kernel or controller nodes, or one or more host processor nodes. The present invention maintains memory integrity, not allowing memory overruns, underruns, or deadlocks. The present invention also provides for “push back” after a memory read, for applications in which it is desirable to “unread” some elements previously read from the memory.

REFERENCES:
patent: 4694416 (1987-09-01), Wheeler et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5218240 (1993-06-01), Camarota et al.
patent: 5245227 (1993-09-01), Furtek et al.
patent: 5336950 (1994-08-01), Popli et al.
patent: 5450557 (1995-09-01), Kopp et al.
patent: 5454103 (1995-09-01), Coverston et al.
patent: 5479055 (1995-12-01), Eccles
patent: 5551020 (1996-08-01), Flax et al.
patent: 5642503 (1997-06-01), Reiter
patent: 5646544 (1997-07-01), Iadanza
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5737631 (1998-04-01), Trimberger
patent: 5768561 (1998-06-01), Wise
patent: 5794062 (1998-08-01), Baxter
patent: 5828858 (1998-10-01), Athanas et al.
patent: 5873045 (1999-02-01), Lee et al.
patent: 5886537 (1999-03-01), Macias et al.
patent: 5889816 (1999-03-01), Agrawal et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5907580 (1999-05-01), Cummings
patent: 5910733 (1999-06-01), Bertolet et al.
patent: 5956518 (1999-09-01), DeHon et al.
patent: 5959881 (1999-09-01), Trimberger et al.
patent: 5963048 (1999-10-01), Harrison et al.
patent: 5966534 (1999-10-01), Cooke et al.
patent: 5970254 (1999-10-01), Cooke et al.
patent: 5978792 (1999-11-01), Bhargava et al.
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6047115 (2000-04-01), Mohan et al.
patent: 6088043 (2000-07-01), Kelleher et al.
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6120551 (2000-09-01), Law et al.
patent: 6134629 (2000-10-01), L'Ecuyer
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6237029 (2001-05-01), Master et al.
patent: 6266760 (2001-07-01), DeHon et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6317816 (2001-11-01), Loen
patent: 6346824 (2002-02-01), New
patent: 6353841 (2002-03-01), Marshall et al.
patent: 6408039 (2002-06-01), Ito
patent: 6433578 (2002-08-01), Wasson
patent: 6538470 (2003-03-01), Langhammer et al.
patent: 6556044 (2003-04-01), Langhammer et al.
patent: 6594729 (2003-07-01), Sturges et al.
patent: 6807590 (2004-10-01), Carlson et al.
patent: 6816942 (2004-11-01), Okada et al.
patent: 2003/0131162 (2003-07-01), Secatch et al.
Zhang, Hui et al., “A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications”, 2000 IEEE Solid-State Circuits Conference, Feb. 7, 2000, pp. 88-89, XPO10378803, ISBN: 07803-5853-8/00.
Alsolaim, A. et al., “Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems”, Field Programmable Custom Computing Machines, 2000 IEEE Symposium, Napa Valley, Los Alamitos, CA, Apr. 17-19, 2000, IEEE Comput. Soc., Apr. 17, 2000, pp. 205-214, XPO10531039, ISBN: 0-7695-0871-5/00.
Becker, J. et al., “Design and Implementation of a Coarse-Grained Dynamically Reconfigurable Hardware Architecture” VLSI 2001, Proceedings IEEE Computer Soc. Workshop, Apr. 19-20, 2001, Piscataway, NJ, USA, Apr. 19, 2001, pp. 41-48, XPO10541755, ISBN: 0-7695-1056-6/01.
Abnous, A. et al., “Ultra-Low-Power Domain-Specific Multimedia Processors”, VLSI Signal Processing, IX, 1996, IEEE Workshop in San Francisco, CA, USA, Oct. 30-Nov. 1, 1996, pp. 461-470, XPO10199037, ISBN: 0-7803-3134-6.
Baumgarte, V. et al., “PACT XPP—A Self-Reconfigurable Data Processing Architecture”, NN, Jun. 25, 2001, XPO02256068.
Hartenstein, R., “Course Grain Reconfigurable Architectures”, Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001, Asia and South Pacific, Jan. 30-Feb. 2, 2001, Piscataway, NJ, USA, IEEE Jan. 30, 2001, pp. 564-569, XPO10537887, ISBN: 0-7803-5833-8.

Affiliated with

Also associated with

Rating

Asynchronous, independent and multiple process shared memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Asynchronous, independent and multiple process shared memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous, independent and multiple process shared memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4077333