Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1996-10-29
1998-12-15
Hoang, Huan
Static information storage and retrieval
Systems using particular element
Flip-flop
365154, 365205, 365207, G11C 1100
Patent
active
058503595
ABSTRACT:
Bit lines coupled to a column of SRAM core cells in an array are sensed asynchronously using zero DC power with either differential sense amplifiers or single-ended amplifiers, according to the present invention. The differential sense amplifier embodiment includes a pair of cross-coupled series-connected PMOS and NMOS transistors connected between the power supplies. Each bit line is coupled to an NMOS gate in the transistor pair, and each PMOS gate is coupled to the drain-source connection of the other series-connected PMOS-NMOS pair. The PMOS gates and PMOS-NMOS drain-source connections define the sense amplifier complementary output signals, whose states are determined by the bit line states. The single-ended embodiment is implemented as a PMOS-NMOS transistor pair inverter connected between the power supplies. Each inverter input is coupled to a bit line, and the inverter outputs are the sense amplifier outputs. In both embodiments, series-connected PMOS-NMOS pairs do not provide any DC path and function asynchronously without clock or enabling signals other than the bit line signals. In either embodiment, a zero DC power consumption bit-line clamp implemented as a PMOS-NMOS inverter is also coupled to each bit line, and is controlled by the associated sense amplifier output signal. The bit-line clamp forces an associated bit line to a full "1" or "0" logic state.
REFERENCES:
patent: 5034923 (1991-07-01), Kuo et al.
patent: 5047979 (1991-09-01), Leung
patent: 5541874 (1996-07-01), O'Connor
patent: 5657290 (1997-08-01), Churcher
Hoang Huan
V.L.S.I. Technology, Inc.
LandOfFree
Asynchronous high speed zero DC-current SRAM system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous high speed zero DC-current SRAM system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous high speed zero DC-current SRAM system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1462748