Electronic digital logic circuitry – Reliability – Parasitic prevention in integrated circuit structure
Reexamination Certificate
2005-06-13
2008-09-23
Tran, Anh Q (Department: 2819)
Electronic digital logic circuitry
Reliability
Parasitic prevention in integrated circuit structure
C326S014000, C326S021000
Reexamination Certificate
active
07427872
ABSTRACT:
In some embodiments, a chip includes first and second nodes, a variable voltage source, and transmitter and control circuitry. The transmitter includes a driver coupled to the first and second nodes, and first and second resistive structures coupled between the first and second nodes, respectively, and the variable voltage source. The control circuitry selects an impedance level for the first and second resistive structures, and detect coupling of a remote receiver to the transmitter through interconnects and detect decoupling of the remote receiver from the transmitter. Other embodiments are described and claimed.
REFERENCES:
patent: 5374861 (1994-12-01), Kubista
patent: 5418475 (1995-05-01), Otaka
patent: 5821798 (1998-10-01), Tonn, Jr.
patent: 6130795 (2000-10-01), Freitas et al.
patent: 6177807 (2001-01-01), Bertin et al.
patent: 6192496 (2001-02-01), Lawrence et al.
patent: 6222388 (2001-04-01), Bridgewater, Jr.
patent: 6424169 (2002-07-01), Partow et al.
patent: 6631962 (2003-10-01), Rehmann et al.
patent: 6677778 (2004-01-01), Lindsay et al.
patent: 6744275 (2004-06-01), Chansungsan
patent: 6781405 (2004-08-01), Rajan et al.
patent: 6865222 (2005-03-01), Payne
patent: 6906549 (2005-06-01), Schoenborn et al.
PCI Express Base Specification, Revision 1.0, Jul. 22, 2002, cover page, and pp. 4 and pp. 155-220, (Copy provided in parent application 10/334,735).
Universal Serial Bus Specification, Revision, 2.0, Apr. 2000, pages: cover, v-xiv, 20, 123-29, 142-57, 169-782, 239, 244-45, 275-78, 278-99, 309-16, and 332-35 Found at: www.usb.org/developers/docs/.
Martwick Andrew W.
Schoenborn Theodore Z.
Aldous Alan K.
Intel Corporation
Tran Anh Q
LandOfFree
Asynchronous coupling and decoupling of chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous coupling and decoupling of chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous coupling and decoupling of chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3970057