Electrical computers and digital processing systems: support – Synchronization of plural processors
Reexamination Certificate
2011-03-01
2011-03-01
Tan, Vibol (Department: 2819)
Electrical computers and digital processing systems: support
Synchronization of plural processors
C713S400000, C713S500000, C713S600000, C327S141000, C375S354000, C375S370000, C365S233100, C326S093000, C326S039000
Reexamination Certificate
active
07900078
ABSTRACT:
Apparatus, systems, and methods operate to receive a sufficient number of asynchronous input tokens at the inputs of an asynchronous apparatus to conduct a specified processing operation, some of the tokens decoded to determine an operation type associated with the specified processing operation; to receive an indication that outputs of the asynchronous apparatus are ready to conduct the specified processing operation; to signal a synchronous circuit to process data included in the tokens according to the specified processing operation; and to convert synchronous outputs from the synchronous circuit into asynchronous output tokens to be provided to outputs of the asynchronous apparatus when the synchronous outputs result from the specified processing operation. Additional apparatus, systems, and methods are disclosed.
REFERENCES:
patent: 5367209 (1994-11-01), Hauck et al.
patent: 5724276 (1998-03-01), Rose et al.
patent: 5834957 (1998-11-01), Staton
patent: 5926036 (1999-07-01), Cliff et al.
patent: 6075830 (2000-06-01), Piirainen
patent: 6359468 (2002-03-01), Park et al.
patent: 6557161 (2003-04-01), Jones
patent: 6762630 (2004-07-01), Fibranz et al.
patent: 6848060 (2005-01-01), Cook et al.
patent: 6961741 (2005-11-01), Swami
patent: 6961863 (2005-11-01), Davies et al.
patent: 7157934 (2007-01-01), Teifel
patent: 7395450 (2008-07-01), Karaki
patent: 7454589 (2008-11-01), Taniguchi et al.
patent: 7688671 (2010-03-01), Hosoe et al.
patent: 7733123 (2010-06-01), Young et al.
patent: 7739628 (2010-06-01), Manohar et al.
patent: 2002/0116426 (2002-08-01), Swami
patent: 2005/0077918 (2005-04-01), Teifel et al.
patent: 2010/0013517 (2010-01-01), Manohar et al.
patent: 2010/0102848 (2010-04-01), Gershenfeld et al.
patent: 2010/0185837 (2010-07-01), Dalrymple et al.
patent: WO-2008/008629 (2008-01-01), None
patent: WO-2008008629 (2008-01-01), None
patent: WO-2008008629 (2008-01-01), None
patent: WO-2008008629 (2008-01-01), None
“International Application Serial No. PCT/US2007/072300, International Search Report and Written Opinion mailed Sep. 24, 2008”.
“U.S. Appl. No. 12/475,744 entitled “Asynchronous Pipelined Interconnect Architecture With Fan-out Support” filed Jun. 1, 2009”.
Ekanayake, V. N, et al., “Asynchronous DRAM Design and Synthesis”,Ninth IEEE International Symposium on Asynchronous Circuits and Systems(ASYNC'03), (2003), 174-183.
“European Application Serial No. 07840303.7, Extended European Search Report mailed Aug. 16, 2010”, 7 pgs.
Ekanayake Virantha
Ganusov Ilya
Kelly Clinton W.
LaFrieda Christopher
Manohar Rajit
Achronix Semiconductor Corporation
Schwegman Lundberg & Woessner, P.A.
Tan Vibol
LandOfFree
Asynchronous conversion circuitry apparatus, systems, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous conversion circuitry apparatus, systems, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous conversion circuitry apparatus, systems, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2742604