Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1999-05-06
2000-08-15
Monin, Jr., Donald L.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257408, 257407, H01L 2976
Patent
active
061040649
ABSTRACT:
Various processes are provided for producing a p-channel and/or n-channel transistor. The present processes are thereby applicable to NMOS, PMOS or CMOS integrated circuits, any of which derive a benefit from having an asymmetrical LDD structure. The asymmetrical structure can be produced on a p-channel or n-channel transistor in various ways. According, the present process employs various techniques to form an asymmetrical transistor. The various techniques employ processing steps which vary depending upon the LDD result desired. First, the LDD implant can be performed only in the drain-side of the channel, or in the drain-side as well as the source-side. Second, the gate conductor sidewall surface adjacent the drain can be made thicker than the sidewall surface adjacent the source. Thickening of the drain-side sidewall spacer can be achieved either by depositing oxide upon a nitride-bearing film, or by growing additional oxide upon an exposed silicon surface having the source-side sidewall protected from growth. Third, the drain-side can be enhanced relative to the source-side by using an LTA implant. There may be numerous other modifications and alternative processing steps, all of which are described herein. Regardless of the sequence chosen, a barrier implant may be employed to prevent deleterious ingress of p-type implant species into the channel region. The present fabrication sequence reduces source-side resistance to enhance drive current--a desirable outcome for high speed circuits.
REFERENCES:
patent: H986 (1991-11-01), Codella et al.
patent: 4120700 (1978-10-01), Morimoto
patent: 4272881 (1981-06-01), Angle
patent: 4559096 (1985-12-01), Friedman et al.
patent: 4621277 (1986-11-01), Ito et al.
patent: 4755865 (1988-07-01), Wilson et al.
patent: 4774197 (1988-09-01), Haddad et al.
patent: 4855247 (1989-08-01), Ma et al.
patent: 4914046 (1990-04-01), Tobin
patent: 4929489 (1990-05-01), Dreschoff et al.
patent: 4947228 (1990-08-01), Gabara
patent: 4950617 (1990-08-01), Kumagai et al.
patent: 4962054 (1990-10-01), Shikata
patent: 5015598 (1991-05-01), Verhar
patent: 5036017 (1991-07-01), Noda
patent: 5066604 (1991-11-01), Chung et al.
patent: 5070046 (1991-12-01), Hu
patent: 5111355 (1992-05-01), Anand et al.
patent: 5142438 (1992-08-01), Reinberg et al.
patent: 5186718 (1993-02-01), Tepman et al.
patent: 5200358 (1993-04-01), Bollinger et al.
patent: 5246884 (1993-09-01), Jaso et al.
patent: 5258333 (1993-11-01), Shappir et al.
patent: 5281554 (1994-01-01), Shimada et al.
patent: 5286664 (1994-02-01), Horiuchi
patent: 5296398 (1994-03-01), Noda
patent: 5304503 (1994-04-01), Yoon et al.
patent: 5393676 (1995-02-01), Anjum et al.
patent: 5397715 (1995-03-01), Miller
patent: 5426327 (1995-06-01), Murai
patent: 5427963 (1995-06-01), Richart et al.
patent: 5428240 (1995-06-01), Lur
patent: 5451807 (1995-09-01), Fujita
patent: 5525552 (1996-06-01), Huang
patent: 5532176 (1996-07-01), Katada et al.
patent: 5538914 (1996-07-01), Chiu et al.
patent: 5547885 (1995-08-01), Ogoh
patent: 5547888 (1996-08-01), Yamazaki
patent: 5552337 (1996-09-01), Kwon et al.
patent: 5593907 (1997-01-01), Anjum et al.
patent: 5627087 (1997-05-01), Hsu
patent: 5648286 (1997-07-01), Gardner et al.
patent: 5656518 (1997-08-01), Gardner et al.
patent: 5677015 (1997-10-01), Hasegawa
patent: 5679592 (1997-10-01), Kang
patent: 5744371 (1998-04-01), Kadosh et al.
patent: 5756381 (1998-05-01), Buynoski
patent: 5763922 (1998-06-01), Chau
patent: 5783458 (1998-07-01), Kadosh et al.
patent: 5804860 (1998-09-01), Amerasekera
patent: 5828104 (1998-10-01), Mizushima
patent: 5841168 (1998-11-01), Gardner et al.
patent: 5874340 (1999-02-01), Gardner et al.
patent: 5900666 (1999-05-01), Gardner et al.
patent: 5965926 (1999-10-01), Schwalke
Raaijamakers, "Low Temperature Metal--Organic Chemical Vapor Deposition od Advanced Barrier Layers fot the Microelectonics Industry," Thin Solid Films, 247 (1994) pp. 85-93.
Yamada et al., "Gas Cluster Ion Beam Processing for ULSI Fabrication", Reprinted from Materials Research Society Symposium Proceedings vol. 427, Advanced Metallization for Future ULSI, 1996, pp. 265-275.
Kurio et al, "Novel NICE (Nitrogen Implantation into CMOS Gate Electrode and Source-Drain) Structure for High Reliability and High Performance 0.25 micron Dual Gate CMOS", IEEE 1993 pp. 325-328.
Horiuchi, et al., "An Asymmetric Sidewall Process for High Performance LDD MOSFET's," IEEE Transactions on Electron Devices, vol. 41, No. 2 Feb. 1994, pp. 186-190.
S.M. Sze, Semiconductor devices Physics and Technology, John Wiley and Sons, New York, 1985, pp. 38, 351-2.
Cheek Jon D.
Dawson Robert
Duane Michael
Gardner Mark I.
Hause Fred N.
Advanced Micro Devices , Inc.
Kowert Robert C
Monin, Jr. Donald L.
LandOfFree
Asymmetrical transistor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asymmetrical transistor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetrical transistor structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2009529