Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-09-23
2003-03-04
Chaudhuri, Olik (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S335000, C257S339000, C257S344000, C257S345000, C257S347000
Reexamination Certificate
active
06528846
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to semiconductor devices and more particularly to formation of MOSFETs capable of sustaining voltages greater than three volts within a high-performance SOI CMOS technology.
2. Background Description
Silicon on insulator n-MOSFETs, designed for low-voltage, high-performance CMOS circuits, have significant limitations in drain-to-source breakdown voltage (VBDs) due to floating body effects. Because the body of a MOSFET in SOI has no explicit electrical connection available to the circuit designer and hence ‘floats’, the voltage present on this body will be a function of the use conditions on the gate, source and drain terminals prior to the next use, and is variable and difficult to predict. This leads to (effectively) unpredictable behavior of an SOI MOSFET. In particular, drain avalanche currents forward-bias the body with respect to the source leading to NPN bipolar gain. This results in exponential growth of current from drain to source, thereby limiting the maximum voltage sustainable.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a silicon-on-insulator device which is able to withstand higher operating voltages than those conventionally attainable.
The extension ion implantations (typically consisting of a shallow n+ high-dose implant, a low-dose higher energy boron halo implant and third implant to induce damage to the silicon lattice at the junction edge, such as germanium or indium) which are implanted into both the source and drains of a conventional MOSFET, are, in this invention, selectively excluded from the drain side of the inventive high-voltage MOSFET by suitable design of the block mask (designated as BH) which is used during these implants. This results in the high values of leakage from the body to the source, but not the drain. The n+ extension implant is responsible for good electrical conductivity between the MOSFET channel (when the device is on) to the deep source and/or drain (n+ or p+ for n-type MOSFETs or p-type MOSFETs, respectively) where contacts are made to interconnects. These deeper junction regions are formed some distance away from the gate to avoid disadvantageous short-channel effects.
A new block mask (designated as SC) is added. This mask provides openings only over the drains of high-voltage MOSFETs, through which a Lightly-Doped Drain (LDD) ion implantation (e.g. Phosphorus at 5×10
13
cm
−2
) is performed, possibly in combination with a light halo (e.g. boron at 1×10
13
cm
−2
at 35 keV) to control short-channel effects. The LDD is a region of the drain diffusion where the doping is preferably on the order of 10
17
-10
18
cm
−3
(n-type for nfets, p-type for pfets). This region is immediately adjacent to the channel and below the gate electrode. A phosphorous ion-implantation of dose ≈1-5×10
−13
cm
−2
after gate electrode formation (etch) can be used to form this LDD. The LDD lowers the electric fields at the drain and thus lowers the avalanche current substantially. No damage implant is included in this SC opening to keep drain-to-body leakage low.
The invention provides significantly increased drain-to-source breakdown voltage, V
BDS
, by decreasing avalanche currents at the drain both by removal of the standard damaging source implants and by introducing a field-lowering LDD implant at the drain. MOSFETs, and particularly, n-type MOSFETs, are limited in the maximum voltage that may safely be applied from drain to source, Vds-max, by a mechanism known as avalanche breakdown. As Vds is increased, a very high electric field forms in the channel beneath the gate immediately adjacent to the drain junctions. This high field causes a fraction of channel (inversion layer) electrons to create electron-hole pairs in this regions which results in an electric current from the body to the drain (avalanche current). This current draws the body voltage more positive, which in turn, lowers the MOSFET Vt and results in greater channel current which, in turn, results in more avalanche current. At some critical voltage, V
BDS
, this process will run away resulting in damage to the MOSFET or other circuit elements connected to it. Thus, Vds-max is less than V
BDS
and is directly related to the magnitude of the avalanche currents generated nearby the drain of the MOSFET as well as the ability of the damaged region adjacent to the source to conduct charge to the source from the body.
REFERENCES:
patent: 4992387 (1991-02-01), Tamura
patent: 5001077 (1991-03-01), Sakai
patent: 5043294 (1991-08-01), Willer et al.
patent: H986 (1991-11-01), Codella et al.
patent: 5374571 (1994-12-01), Mukherjee et al.
patent: 5418394 (1995-05-01), Hertrich
patent: 5424563 (1995-06-01), Temple et al.
patent: 5698869 (1997-12-01), Yoshimi et al.
patent: 5834810 (1998-11-01), Schunke et al.
patent: 5936277 (1999-08-01), Takeuchi
patent: 6063682 (2000-05-01), Sultan et al.
Nowak Edward J.
Tong Minh H.
Chadurjian Mark F.
Chaudhuri Olik
International Business Machines - Corporation
Louie Wai-Sing
Whitham Curtis & Christofferson, P.C.
LandOfFree
Asymmetric high voltage silicon on insulator device design... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asymmetric high voltage silicon on insulator device design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetric high voltage silicon on insulator device design... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3014493