Electrical computers and digital data processing systems: input/ – Input/output data processing – Frame forming
Reexamination Certificate
2006-07-04
2006-07-04
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Frame forming
C710S062000, C710S066000, C709S250000
Reexamination Certificate
active
07072997
ABSTRACT:
A method and apparatus for maintaining data throughput in a data element includes receiving a clock and a first plurality of instances of data having a first width on an input, sampling consecutive ones of instances of the data having the first width at consecutive ones of a first rising edge and a first falling edge of the clock, respectively, to generate two plurality of instances of sampled data having a first width. The plurality of instances of sampled data is then sampled at a second rising edge of the clock and parallelized to generate a second plurality of instances of parallel data having a second width greater than the first width. The parallel data may then be processed to for example generate statistics to monitor link integrity, prior to being transmitted. A 10 Gbps data transmission speed may be maintained using the IEEE 802.3ae-specified media independent interface clock.
REFERENCES:
patent: 4984195 (1991-01-01), Nakamura et al.
patent: 5142556 (1992-08-01), Ito
patent: 5159679 (1992-10-01), Culley
patent: 5341488 (1994-08-01), Kobayashi
patent: 5754875 (1998-05-01), Getzlaff et al.
patent: 5812792 (1998-09-01), Haddock et al.
patent: 5950223 (1999-09-01), Chiang et al.
patent: 6460105 (2002-10-01), Jones et al.
patent: 6714553 (2004-03-01), Poole et al.
patent: 6880086 (2005-04-01), Kidder et al.
patent: 6909723 (2005-06-01), Yonge et al.
patent: 2002/0001307 (2002-01-01), Nguyen et al.
patent: 2002/0116485 (2002-08-01), Black et al.
patent: 2002/0165961 (2002-11-01), Everdell et al.
The Authoritative Dictionary of IEEE Standards Terms; 2000; IEEE Press; Seventh Edition, p. 683.
Leo-Garcia, Alberto, Communication Networks: Fundamental Concepts and Key Architecture: 2000,2004; McGraw-Hill; 2nd Edition, p. 44-48 and 423-427.
IEEEE 802.3 High Speed Study Group, 7 pages.
Howard Frazier, IEEE P802.3ae 10 Gigabit Ethernet Task Force XGMII Update, Jul. 11, 2000, 12 pages.
Howard Frazier, IEEE 802.3 Higher Speed Study Group 10 Gig MII Update, Sep. 28, 1999, 24 pages.
Howard Frazier, et al., IEEE 802.3 Higher Speed Study Group, Proposal for a 10 Gbps MII<Jul. 10, 1999, 12 pages.
Howard Frazier, IEEE 802.3 Higher Speed Study Group 10 Gig MII Update, Nov. 9, 1999, 24 pages.
PCI Local Bus Specification, Production Version, Revision 2.1, Jun. 1, 1995.
www.webopedia.com, The 7 layers of the OSI model.
Chen Alan S.
Huynh Kim
Klarquist & Sparkman, LLP
LandOfFree
Asymmetric data path media access controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asymmetric data path media access controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetric data path media access controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3526419