Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2008-03-14
2010-11-09
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S189190, C365S230030, C365S230060
Reexamination Certificate
active
07830734
ABSTRACT:
An asymmetric data path position and delays technique enabling high speed access in integrated circuit memory devices which is asymmetric in terms of the delay from the array to the I/O buffers based on the position relative within a known starting address of a pre-fetch field. In accordance with the technique of the present invention, the delay is not only asymmetric in terms of its physical length, but also in the number of pipeline stages and the clocks that control them and can also be asymmetric in terms of the column address required to access each section of the array and its designated pre-fetch field.
REFERENCES:
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 5663921 (1997-09-01), Pascucci et al.
patent: 5752260 (1998-05-01), Liu
patent: 5818785 (1998-10-01), Ohshima
patent: 5883814 (1999-03-01), Luk et al.
patent: 5893151 (1999-04-01), Merchant
patent: 6115795 (2000-09-01), Gilda et al.
patent: 6185146 (2001-02-01), Shioyama et al.
patent: 6446249 (2002-09-01), Wang et al.
patent: 6658523 (2003-12-01), Janzen et al.
patent: 6662271 (2003-12-01), Smits
patent: 7039822 (2006-05-01), Faue et al.
patent: 2002/0138700 (2002-09-01), Holmberg
patent: 2004/0057304 (2004-03-01), Smits
patent: 2004/0172569 (2004-09-01), Faue et al.
Hawranek Scott J.
Ho Hoai V
Hogan & Lovells US LLP
Kubida William J.
ProMOS Technologies Pte. Ltd.
LandOfFree
Asymetric data path position and delays technique enabling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asymetric data path position and delays technique enabling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymetric data path position and delays technique enabling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4162817