Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-09-23
1999-01-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
365 49, 711168, G06F 1208
Patent
active
058600973
ABSTRACT:
An associative cache memory for a computer with improved cache hit times. All possible data items are presented to bus driver circuits, thereby deferring data selection as long as possible. Driving and multiplexing are combined. The output of tag comparison directly selects at most one set of driver circuits. As a result, the only processing time in series with tag comparison is driver circuit selection. Since the data selection delay in series with tag comparison delay is reduced, the time delay is reduced for a clock edge for data driving after tag comparison, thereby enabling a faster clock.
REFERENCES:
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5577225 (1996-11-01), McClure
Johnson David J.
Undy Stephen R.
Chan Eddie P.
Hewlett--Packard Company
Nguyen Hiep T.
Winfield Augustus W.
LandOfFree
Associative cache memory with improved hit time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Associative cache memory with improved hit time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Associative cache memory with improved hit time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525055