Assisting write operations to data storage cells

Details Assisting write operations to data storage cells Assisting write operations to data storage cells

2009-06-29

2011-10-25

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Read/write circuit

Particular write circuit

C365S154000

Reexamination Certificate

active

08045402

ABSTRACT:
A data store and method of storing data is disclosed that comprises: an input for receiving a data value; at least one storage cell comprising: a feedback loop for storing the data value; an output for outputting the stored data value; the feedback loop receiving a higher voltage and a lower voltage as power supply, the data store further comprising: a voltage supply for powering the data store, the voltage supply outputting a high voltage level and a low voltage level; write assist circuitry arranged between the voltage supply and the at least one storage cell, the write assist circuitry being responsive to a pulse signal to provide a discharge path between the high voltage level and a lower voltage level and thereby generate a reduced internal voltage level from the high voltage level for a period dependent on a width of the pulse signal, the reduced internal voltage level being lower than the high voltage level, such that when powered the feedback loop receives the reduced internal voltage level as the higher voltage for a period determined by the pulse width and the high voltage level at other times; and pulse signal generation circuitry for generating said pulse signal.

REFERENCES:
patent: 6411560 (2002-06-01), Tanizaki et al.
patent: 6707702 (2004-03-01), Komatsuzaki
patent: 2002/0167849 (2002-11-01), Ohbayashi et al.
patent: 2005/0088881 (2005-04-01), Miki et al.
patent: 2007/0075743 (2007-04-01), Oh
Zhang K., et al., “A 3-GHz 70 Mb SRAM in 65nm CMOS Technology with Integrated Column-Based Dynamic Power Supply”, Digest of Technical Papers, ISSCC 2005/Session 26/Non-Volatile Memory/26.1, pp. 474-475 and 611, (2005).
Pilo Harold, et al., “An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage”, IEEE Journal of Solid-State Circuits, vol. 42, No. 4, pp. 813-819, (Apr. 4, 2007).
Pilo, Harold et al., “An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage”, 2006 Symposium on VLSI Circuits Digest of Technical Papers, 2 pages, (2006).
Ohbayashi, Shigeki et al., “A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability with Read and Write Operation Stabilizing Circuits”, IEEE Journal of Solid-State Circuits, vol. 42, No. 4, pp. 820-829, (Apr. 4, 2007).
Yabuuchi, Makoto, et al., “A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations”, Digest of Technical Papers, ISSCC 2007/Session 18/SRAM/18.3, pp. 326-327 and 606, (2007).
Hobson, Richard F., “A New Single-Ended SRAM Cell with Write-Assist”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, No. 2, pp. 173-181, (Feb. 2, 2007).

Affiliated with

Also associated with

Rating

Assisting write operations to data storage cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Assisting write operations to data storage cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Assisting write operations to data storage cells will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4282999