Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-12-12
2006-12-12
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C360S026000, C360S047000, C360S053000
Reexamination Certificate
active
07149950
ABSTRACT:
A device comprises a memory array in which a plurality of codewords is stored. Each codeword comprises an error correction code and a data block that comprises a plurality of units of data. The device further comprises an error code correction module coupled to the memory array. When multiple units of data are to be read from the device for an address, a codeword stored in a location associated with the address is fetched from the memory array, the error code correction module decodes the codeword and corrects any errors in the data block for that codeword, and the multiple units of data are read from the corrected data block.
REFERENCES:
patent: 6076182 (2000-06-01), Jeddeloh
patent: 6848070 (2005-01-01), Kumar
patent: 6961877 (2005-11-01), Si et al.
Adelmann Todd C.
Smith Kenneth Kay
Spencer Andrew M.
Wyatt Stewart R.
Abraham Esaw
De'cady Albert
LandOfFree
Assisted memory device for reading and writing single and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Assisted memory device for reading and writing single and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Assisted memory device for reading and writing single and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3662269