Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-08-20
2000-08-15
Utech, Benjamin L.
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438437, 438444, 438702, H01L 2176
Patent
active
061035955
ABSTRACT:
A method for forming a semiconductor device comprises the steps of providing a semiconductor substrate having first and second surfaces, the second surface having an inferior plane with respect to the first surface. An oxidizing-resistant layer such as nitride is formed on the first surface, and an oxidizable material is formed over the first and second surfaces. A protective material is formed over the first and second surfaces, which is then removed from the first surface. Subsequent to the step of removing the protective material from the first surface, the oxidizable material is removed from the first surface and is left over the second surface. Subsequent to the step of removing the oxidizable material from the first surface, the protective material is removed from the second surface and the oxidizable material remains over the second surface. Subsequent to removing the protective material from the second surface, the oxidizable material on the second surface is oxidized. A field oxide formed by oxidizing the poly can be self-limiting and very uniform, thereby avoiding the commonly observed field oxide thinning effect in tight pitch areas.
REFERENCES:
patent: 4512073 (1985-04-01), Hsu
patent: 4533429 (1985-08-01), Josquin
patent: 4666556 (1987-05-01), Fulton et al.
patent: 4685198 (1987-08-01), Kawakita et al.
patent: 5077234 (1991-12-01), Scoopo et al.
patent: 5416348 (1995-05-01), Jeng
patent: 5438016 (1995-08-01), Figura et al.
patent: 5455194 (1995-10-01), Vaquez et al.
patent: 5472904 (1995-12-01), Figura et al.
patent: 5492853 (1996-02-01), Jeng et al.
patent: 5504033 (1996-04-01), Bajor et al.
patent: 5538916 (1996-07-01), Kuroi et al.
patent: 5629230 (1997-05-01), Fazan et al.
D. H. Ahn, S. J. Ahn, P.B. Griffin*, M. W. Hwang, W. S. Lee, S. T. Ahn, C.G. Hwange, and M. Y. Lee, "A Highly Modified LOCOS Isolation Technology for the 256 Mbit DRAM", IEDM, 1994, pp. 28.3.1-28.3.4.
Anderson Matthew
Micro)n Technology, Inc.
Utech Benjamin L.
LandOfFree
Assisted local oxidation of silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Assisted local oxidation of silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Assisted local oxidation of silicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2006238