Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-11-20
2007-11-20
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
11135980
ABSTRACT:
A method of input/output (I/O) assignment for a circuit design for a programmable logic device (PLD) can include determining I/O types for I/O objects specified by the circuit design, defining a plurality of virtual I/O bank-groups, wherein each virtual I/O bank-group includes at least one virtual I/O bank, and binding I/O objects of the circuit design into I/O groups according to the I/O types. A binary compatibility matrix can be created. The binary compatibility matrix can indicate the compatibility between the virtual I/O bank-groups and the I/O groups based upon the I/O types of I/O objects within each I/O group. A determination can be made as to whether a feasible solution exists for I/O assignment of the I/O objects of the circuit design according to a plurality of constraints and the binary compatibility matrix.
REFERENCES:
patent: 6868374 (2005-03-01), Ditlow et al.
patent: 7111265 (2006-09-01), Tan et al.
patent: 7203916 (2007-04-01), Dotson et al.
Xilinx, Inc.;Virtex-4 User Guide; Chapter 6 “SelectIO Resources”; v.1.3, Apr. 11, 2005; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 215-230.
Xilinx, Inc.;Virtex-4 User Guide; Chapter 6 “SelectIO Resources”; v.1.1, Sep. 10. 2004; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 207-220.
Jason Anderson et al.; “A Placement Algorithm for FPGA Designs with Multiple I/O Standards”; Springer Verlag, Berlin, 2000; Proceedings of the 10th International Conference on Field-Programmable Logic and Applications; Lecture Notes in Computer Science 1896 (R.W. Hartenstein and H. Grunbacher, eds.); pp. 211-220.
Wai-Kei Mak; “Optimal I/O Placement for FPGAs with Multiple I/O Standards”; Feb. 2004; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems; vol. 23(2); pp. 1-12.
Abid Salim
Slonim Victor Z.
LandOfFree
Assignment of I/O objects with multiple I/O standards to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Assignment of I/O objects with multiple I/O standards to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Assignment of I/O objects with multiple I/O standards to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3843234