ASIC clock floor planning method and structure

Details ASIC clock floor planning method and structure ASIC clock floor planning method and structure

2002-12-17

2008-11-18

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07454735

ABSTRACT:
A method of designing a clock tree in an integrated circuit combines steps of making a list of all clock sinks; positioning a temporary reference insertion point (TIP); grouping the sinks together with structured clock buffers (SCBs) in a set of levels; and moving the SCBs to improve symmetry of the tree. The SCBs may be of several sizes and may be positioned horizontally or vertically and moved within limits to permit the program to calculate a complete tree.

REFERENCES:
patent: 5339253 (1994-08-01), Carrig et al.
patent: 5610833 (1997-03-01), Chang et al.
patent: 5696693 (1997-12-01), Aubel et al.
patent: 5774371 (1998-06-01), Kawakami
patent: 5787268 (1998-07-01), Sugiyama et al.
patent: 5790841 (1998-08-01), Scherer et al.
patent: 5838581 (1998-11-01), Kuroda
patent: 5849610 (1998-12-01), Zhu
patent: 5866924 (1999-02-01), Zhu
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 5963728 (1999-10-01), Hathaway et al.
patent: 6204713 (2001-03-01), Adams et al.
patent: 6223329 (2001-04-01), Ling et al.
patent: 6266803 (2001-07-01), Scherer et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6331790 (2001-12-01), Or-Bach et al.
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6480994 (2002-11-01), Tetelbaum et al.
patent: 6513149 (2003-01-01), Donato
patent: 6536024 (2003-03-01), Hathaway
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6609228 (2003-08-01), Bergeron et al.
patent: 6681373 (2004-01-01), Zolotykh et al.
patent: 6701504 (2004-03-01), Chang et al.
patent: 6834380 (2004-12-01), Khazei
patent: 6857107 (2005-02-01), Nagasaka et al.
patent: 7036104 (2006-04-01), Alpert et al.
patent: 7051310 (2006-05-01), Tsao et al.
patent: 2001/0025368 (2001-09-01), Cooke et al.
patent: 2001/0028265 (2001-10-01), Nitta
patent: 2003/0101331 (2003-05-01), Boylan et al.
patent: 2003/0135836 (2003-07-01), Chang et al.
patent: 2004/0068626 (2004-04-01), Alpert et al.
patent: 2004/0225984 (2004-11-01), Tsao et al.
patent: 2005/0138578 (2005-06-01), Alpert et al.
patent: 8044776 (1996-02-01), None
patent: 8129571 (1996-05-01), None
patent: 2001125037 (2001-05-01), None
patent: WO 2004/061724 (2004-07-01), None
Abstrt 571, JP, filed May 5, 1996.
Abstrt 037, JP, filed May 11, 2001.
Abstrt 776, JP, filed Feb. 16, 1996.
S. Suminaga - Clock-Skew Compensation Mechanism for Large Scale Integration - IBM Technical Disclosure Bulletin - vol. 38, No. 8, Aug. 1995 - pp. 141-142.
Keith M. Carrig, et al - A Clock Methodology for High-Performance Microprocessors - Journal of VLSI Signal Processing (1997) - pp. 105-111.
Ann Marie Rincon, et al. - “A Proven Methodology for Designing One-Million-Gate ASICs” - IEEE 1996 Custom Integrated Circuits Conference - pp. 45-52.

Affiliated with

Also associated with

Rating

ASIC clock floor planning method and structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ASIC clock floor planning method and structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ASIC clock floor planning method and structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4032970