Patent
1995-05-24
1997-10-21
Lee, Thomas C.
395551, 395553, 395559, G06F 1520
Patent
active
056805942
ABSTRACT:
A bus interface device for an application specific integrated circuit handles more than two different clock frequencies and allow for real time switching between the clock frequencies by subsystems of the application specific integrated circuit. In a preferred embodiment, a master state machine is provided that includes a plurality of control input lines and a plurality of control output lines, and a plurality of synchronizing state machines each coupled to one of the control output lines of the master state machine and to a separate clock frequency line. The master state machine, based on signals applied to the control input lines, selectively enables the synchronizing state machines to supply the different clock frequencies to the subsystems of the application specific integrated circuit.
REFERENCES:
patent: 4523274 (1985-06-01), Fukunaga et al.
patent: 4670837 (1987-06-01), Sheets
patent: 4819164 (1989-04-01), Branson
patent: 5197126 (1993-03-01), Harrell
patent: 5265243 (1993-11-01), Povenmire et al.
patent: 5280587 (1994-01-01), Shimodaira et al.
patent: 5319772 (1994-06-01), Hwang
patent: 5347559 (1994-09-01), Hawkins et al.
patent: 5359727 (1994-10-01), Kurita et al.
patent: 5535398 (1996-07-01), Biggs et al.
Charneski David
Kieffer Kenneth D.
Uebelacker John J.
Wanzenried Richard A.
Eastman Kodak Company
Lee Thomas C.
Ton David
Woods David M.
LandOfFree
Asic bus interface having a master state machine and a plurality does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asic bus interface having a master state machine and a plurality, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asic bus interface having a master state machine and a plurality will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1015157