ASF state determination using chipset-resident watchdog timer

Details ASF state determination using chipset-resident watchdog timer ASF state determination using chipset-resident watchdog timer

2007-03-20

2007-03-20

Bonzo, Bryce P. (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S051000, C714S055000

Reexamination Certificate

active

10066879

ABSTRACT:
An integrated circuit, a client computer system, and a method for operating the integrated circuit in the client computer system. The integrated circuit includes a first bus interface logic for coupling to a first external bus, a microcontroller configured as an Alert Standard Format management engine, and a watchdog timer coupled to the microcontroller. The microcontroller is further configured to receive Alert Standard Format sensor data over the first external bus. The watchdog timer is coupled to receive a reset input upon a predetermined change in a system state. The watchdog timer is further configured to provide an indication to the microcontroller in response to an expiration of the watchdog timer.

REFERENCES:
patent: 5673389 (1997-09-01), Weber et al.
patent: 6012154 (2000-01-01), Poisner
patent: 6393589 (2002-05-01), Smit et al.
patent: 6526527 (2003-02-01), Gall et al.
patent: 2001/0042198 (2001-11-01), Poisner
patent: 2003/0028633 (2003-02-01), Lindsay et al.
patent: 2003/0079007 (2003-04-01), Merkin
Intel, “Low Pin Count (LPC) Interface Specification Revision 1.0,” pp. 1-31 (Sep. 29, 1997).
Standard Microsystems Corporation, “100 Pin Enhanced Super 1/O for LPC Bus with SMBus Controller for Commercial Application,” Part No. LPC47B37x, pp. 1-254 (Jun. 17, 1999).
Intel, “Communication and Networking Riser Specification,” Revision 1.0 (Feb. 7, 2000).
FIPS Pub 140-1 Federal Information Processing Standards Publication, “Security Requirements for Cryptographic Modules” (Jan. 11, 1994).
“Handbook of Applied Cryptography” CRC Press 1997 pp. 154-157, 160-161, 191-198, 203-212.
DMTF, “Alert Standard Format (ASF) Specification” DSP0114, Version 1.03, Jun. 20, 2001.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0, Jul. 27, 2000.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0 Errata, Errata Document Rev. 1.5, Apr. 13, 2001.
Case, Fedor, Schoffstall, Davin, “A Simple Network Management Protocol (SNMP)” May 1990.
“Network Device Class Power Management Reference Specification,” Version 210, Oct. 12, 2000 pp. 1-9.
Intel, “IPMI Intelligent Platform Management Interface Specification v 1.0,” Document Revision 1.0, Sep. 16, 1998.
Intel, “IPMI Intelligent Platform Management Interface Specification v. 1.5,” Document Revision 1.0, Feb. 21, 2001.
Intel, “IPMI v 1.5 Addenda, Errata, and Clarifications—Intelligent Platform Management Interface Specification v1.5, revision 1.0,” Addendum Document Revision 3, May 16, 2001.
Intel, “IPMI Platform Management FRU Information Storage Definition v1.0,” Document Revision 1.0, Sep. 16, 1998.
Socolofsky et al., “A TCP/IP Tutorial,” Jan. 1991.
Intel, IMPI Platform Management FRU Information Storage Definition v1.0, Document Revision 1.1, Sep. 27, 1999.
Intel, “Metolious ACPI/Manageability,” Specification v1.0, Apr. 30, 1999.
Intel, “IPMI Intelligent Platform Event Trap Format Specification v 1.0,” Document Revision 1.0, Dec. 7, 1998.
DMTF, “Common Information Model (CIM) Specifications,” DSP0004, Version 2.2, Jun. 14, 1999.
Intel, “SMBus Control Method Interface Specification,” Version 1.0, Dec. 10, 1999.
Intel, “System Management BIOS Reference Specification,” Version 2.3.1, Mar. 1999.
Intel, “System Management Bus Specification,” Revision 1.0, Feb. 15, 1995.
Intel, “System Management Bus (SMBus) Specification,” SBS Implementers Forum, Revision 2.0, Aug. 3, 2000.
J. Postel, “User Datagram Protocol,” ISI Aug. 28, 1980.
“About the 8051 Microcontroller,” pp. 1-16.
Intel, “8259A Programmable Interrupt Controller (8259A/8259A-2),” Dec. 1988.
Intel, “Intel® 840 Chipset Platform Design Guide,” Oct. 1999.
AMD, “AMD's AlterIT™ Technology for Advanced Systems Management,” Publication No. 22297 Rev. A, Dec. 1998.
AMD, “AMD-766™ Peripheral Bus Controller Data Sheet,” 23167B, Mar. 2001.
International PCT Search Report PCT/US 02/40625 dated May 13, 2004.
Cline, K., Alert Standard Format (ASF) Specification Version 1.03 “Online!” Jun. 20, 2001 XP002278032, Retrieved from http://www.dmtf.org/standards/documents/ASF/DSP0114.pdf Retrieved on Apr. 21, 2004.

Affiliated with

Also associated with

Rating

ASF state determination using chipset-resident watchdog timer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ASF state determination using chipset-resident watchdog timer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ASF state determination using chipset-resident watchdog timer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3734020