Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2005-12-13
2005-12-13
Mai, Son (Department: 2827)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S149000, C365S207000
Reexamination Certificate
active
06975550
ABSTRACT:
As disclosed herein, a method and apparatus are provided for amplifying a signal by a transistor of an array of transistors that includes a storage cell transistor array of a dynamic random access memory (DRAM). According to the disclosed method, an array of transistors is provided including transistors of a storage cell transistor array of a dynamic random access memory array. A transistor of the array of transistors has a source or a drain coupled to a fixed potential. An input signal is applied to a gate of the transistor, whereby the transistor amplifies the input signal to provide an output signal appearing on the other of the source or drain of the transistor.
REFERENCES:
patent: 4982363 (1991-01-01), Sood
patent: 5835403 (1998-11-01), Forbes
patent: 2002/0196651 (2002-12-01), Weis
patent: 2004/0135188 (2004-07-01), Rosa et al.
Infineon - Technologies AG
Mai Son
Slater & Matsil L.L.P.
LandOfFree
Array transistor amplification method and apparatus for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array transistor amplification method and apparatus for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array transistor amplification method and apparatus for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470366