Array transformation in a behavioral synthesis tool

Details Array transformation in a behavioral synthesis tool Array transformation in a behavioral synthesis tool

2007-12-18

2007-12-18

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C707S793000

Reexamination Certificate

active

10383274

ABSTRACT:
A behavioral synthesis tool for generating an integrated circuit design is described. The behavioral synthesis tool allows a designer to interactively allocate variables or arrays to memory resources without having to modify a source code description of the integrated circuit. The behavioral synthesis tool reads the source code description and generates a synthesis intermediate format stored in memory. The synthesis tool searches the in-memory synthesis intermediate format to find arrays for each process. The arrays are then listed in a graphical user interface (GUI). The GUI allows the designer to create memory resources, specifying the type of memory, the packing mode, etc. The designer is also provided the ability to vary the format among a plurality of formats used to pack arrays to memory during the memory packing process. Upon completion of modifying the memory allocation, the designer saves the changes and such changes are effectuated by automatically updating the synthesis intermediate format.

REFERENCES:
patent: 3624616 (1971-11-01), Patel
patent: 4527249 (1985-07-01), Van Brunt
patent: 5404319 (1995-04-01), Smith et al.
patent: 5428740 (1995-06-01), Wood et al.
patent: 5541850 (1996-07-01), Vander Zanden et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5623419 (1997-04-01), Kundert
patent: 5625580 (1997-04-01), Read et al.
patent: 5634115 (1997-05-01), Fitzpatrick et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5727187 (1998-03-01), Lemche et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5847969 (1998-12-01), Miller et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5880971 (1999-03-01), Dangelo et al.
patent: 5912819 (1999-06-01), Kucukcakar et al.
patent: 6044211 (2000-03-01), Jain
patent: 6053948 (2000-04-01), Vaidyanathan et al.
patent: 6145117 (2000-11-01), Eng
patent: 6195786 (2001-02-01), Raghunathan et al.
patent: 6305006 (2001-10-01), Markov
patent: 6314552 (2001-11-01), Markov
patent: 6467075 (2002-10-01), Sato et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6477689 (2002-11-01), Mandell et al.
patent: 6480985 (2002-11-01), Reynolds et al.
patent: 6574708 (2003-06-01), Hayter et al.
patent: 6611952 (2003-08-01), Prakash et al.
patent: 6691301 (2004-02-01), Bowen
patent: 6701501 (2004-03-01), Waters et al.
patent: 6704914 (2004-03-01), Nishida et al.
patent: 6708144 (2004-03-01), Merryman et al.
patent: 6711729 (2004-03-01), McElvain et al.
patent: 6760888 (2004-07-01), Killian et al.
patent: 6769081 (2004-07-01), Parulkar
patent: 6917909 (2005-07-01), Markov et al.
patent: 2002/0097269 (2002-07-01), Batcha et al.
patent: 2004/0111692 (2004-06-01), Bowyer et al.
patent: 2004/0143801 (2004-07-01), Waters et al.
patent: 2367225 (2002-03-01), None
Arnout, “SystemC Standard,”IEEE, pp. 573-577 (2000).
Cong et al., “Combinatorial Logic Synthesis for LUT Based Field Programmable Gate Arrays,”ACM Transactions on Design Automation of Electronic Systems, vol. 1, No. 2, pp. 145-204 (Apr. 1996).
Cong et al., “FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs,”IEEE Trans. on Computer-Aided Design, vol. 13, No. 1, pp. 1-12 (Jan. 1994).
De Micheli et al., “The Olympus Synthesis System,”IEEE Design&Test of Computers, pp. 37-53 (Oct. 1990).
Francis et al., “Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs,”28thACM/IEEE Design Automation Conference, pp. 227-233 (1991).
Kim et al., “Utilization of Multiport Memories in Data Path Synthesis,”30thACM/IEEE Design Automation Conference, pp. 298-302 (1993).
Liao et al., “An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment,”34thACM/IEEE Design Automation Conference, pp. 70-75 (1997).
Lipton et al., “PDL++: An Optimizing Generator Language for Register Transfer Design,”ISCAS-90, pp. 1135-1138 (1990).
Marwedel et al., “RAM-Based Architectural Synthesis,”Novel Approaches in Logic and Architecture Synthesis, G. Saucier, Ed. Chapman & Hall, London, UK, pp. 233-244 (1995).
Prakash et al., “Techniques for Rapid Implementation of High-Performance FPGAs from Algorithmic C Specification,”HDLCon 2001 Technical Program, 9 pp. (Mar. 2001).
Ramachandran et al., “An Algorithm for Array Variable Clustering,”Proceedings of the IEEE European Conference on Design Automation(EURO-DAC '93), pp. 262-266.
Séméria et al., “Methodology for Hardware/Software Co-verification in C/C++,”Proc. IEEE International High Level Design Validation and Test Workshop HLDVT'99, 4 pp. (Nov. 1999).
Wolf, “Object-Oriented Co-Synthesis of Distributed Embedded Systems,” pp. 553-558 (also published as Wolf, “Object-Oriented Co-Synthesis of Distributed Embedded Systems,” TODAES 1 3:301-314 (1996)).
Zhu et al., “Syntax and Semantics of the SpecC+ Language,”Technical Report ICS-97-16, pp. 1-12 (Apr. 1997).
“Innovations in Behavioral Design and Synthesis,” Downloaded from http://cynapps.com on Jun. 6, 2003.
PCT International Search Report, dated Jun. 19, 2003, 5 pp.
Schmit et al., “Synthesis of Application-Specific Memory Designs,”IEEE Transactions on Very Large Scale Integration(VLSI)Systems, vol. 5, No. 1, pp. 101-111 (1997).
U.S. Appl. No. 60/257,923, filed Sep. 19, 2002, Prakash et al.
Antao et al., “ARCHGEN: Automated Synthesis of Analog Systems,”IEEE Transactions on Very Large Scale Integration(VLSI)Systems, pp. 231-244 (Jun. 1995).
Antao, “Architectural Exploration for Analog System Synthesis,”Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 529-532 (May 1995).
Antoniazzi et al., “A Methodology for Control-Dominated Systems CoDesign,”Third International Workshop on Hardware/Software Codesign, pp. 2-9 (Sep. 1994).
Buonanno et al., “Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels,”IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 654-659 (Oct. 1997).
Camposano, “From Behavior to Structure: High Level Synthesis,”IEEE Design&Test of Computers, pp. 8-19 (Oct. 1990).
Camposano et al., “Synthesizing Circuits From Behavioral Descriptions,”IEEE Trans. on Computer-Aided Design, vol. 8, No. 2, pp. 171-180 (Feb. 1989).
Elliott,Understanding Behavioral Synthesis: A Practical Guide to High-Level Design, Ch. 2, pp. 5-23, and Ch. 9, pp. 155-172, Kluwer Academic Publishers (1999).
Fuhrman, “Industrial Extensions to University High Level Synthesis Tools: Making it Work in the Real World,”Proceedings of the 28th Conference on ACM/IEEE Design Automation Conference, pp. 520-525 (Jun. 1991).
Goering, “Cadence Mounts Synthesis Threat,” Electronic Engineering Times, 3 pp., downloaded from http://eetimes.com
ews/97/939news/threat.html (document published in 1997).
Goldberg, “Visual Architect Bridges the Gap Between Systems and ASIC Designers,” 4 pp. downloaded from http://www.edacafe.com/technical/papers/Cadence/archive/vol2No2/visualArc.php.
Hsu et al., “Digital Design From Concept to Prototype in Hours,”IEEE Asia-Pacific Conference on Circuits and Systems, pp. 175-181 (Dec. 1994).
Jemai et al., “Architectural Simulation in the Context of Behavioral Synthesis,”Proceedings of the Design Automation and Test in Europe, pp. 590-595 (Feb. 1998).
Kucukcakar et al., “Matisse: An Architectural Design Tool for Commodity ICs,”IEEE Design&Test of Computers, vol. 15, Issue 2, pp. 22-33 (Apr.-Jun. 1998).
Ly et al., “Applying Simulated Evolution to High Level Synthesis,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 389-409 (Mar. 1993).
Ly et al., “Scheduling using Behavioral Templates,”Proceedings of the 32nd ACM/IEE

Affiliated with

Also associated with

Rating

Array transformation in a behavioral synthesis tool does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Array transformation in a behavioral synthesis tool, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array transformation in a behavioral synthesis tool will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3880838