Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2003-10-06
2010-10-05
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C712S002000, C712S004000, C712S007000
Reexamination Certificate
active
07809931
ABSTRACT:
A vector permutation system (100) for a single-instruction multiple-data microprocessor has a set of vector registers (110) which feed vectors to permutation logic (120) and then to a negate block (130) where they are permuted and selectively negated according to control parameters received from a selected one of a set of control registers (140). A control arrangement (145, 150) selects which control register is to provide the control parameters. In this way no separate permutation instructions are necessary or need to be executed, and no permutation parameters need to be stored in the vector registers (10). This leads to higher performance, a smaller vector registers file and hence a smaller size of the microprocessor and better program code density.
REFERENCES:
patent: 4825361 (1989-04-01), Omoda et al.
patent: 4935891 (1990-06-01), Curry
patent: 5758176 (1998-05-01), Agarwal et al.
patent: 5996057 (1999-11-01), Scales et al.
patent: 6223320 (2001-04-01), Dubey et al.
patent: 6334176 (2001-12-01), Scales, III et al.
patent: 6886124 (2005-04-01), Wang
patent: 2394571 (2004-04-01), None
patent: 61-269775 (1986-11-01), None
patent: 06-250751 (1994-09-01), None
patent: 10-2005-0048465 (2005-05-01), None
patent: 2004038598 (2003-10-01), None
Bhandarkar et al, “Vector extensions to the VAX architecture”—Computer Society International Conference (COMPCON), Feb. 26-Mar. 2, 1990, Los Alamitos, IEEE Comp. Soc. Press, USA.
Paver, N., Special Focus: Intel WMX: Intel XScale Microarchitecture with Wireless MMX Technology, www.intel.com/pca/developernetwork.com, vol. 4, Summer 2002, pp. 6-10.
Chan Eddie P
Freescale Semiconductor Inc.
Partridge William B
LandOfFree
Arrangement, system and method for vector permutation in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement, system and method for vector permutation in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement, system and method for vector permutation in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4190699