Arrangement for fault detection in circuit interconnections

Details Arrangement for fault detection in circuit interconnections Arrangement for fault detection in circuit interconnections

1998-11-23

2000-12-26

Chung, Phung M.

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

G11C 2900

Patent

active

061675423

ABSTRACT:
Testing time of interconnections is reducted by splitting up the collection of connection paths to be tested into two or more groups. A set of test vectors, which is applied to each of the groups concurrently, is arranged to insure that the two adjacent connections that are assigned to different groups are not tested concurrently. The user can select the number of groups, and the number of connection paths within each group (which need not be the same for all groups). The disclosed algorithm increases the number of connection paths that are tested with each concatenated test vector, and consequently the number of required test vectors is reduced.

REFERENCES:
patent: 4204633 (1980-05-01), Goel
patent: 4594711 (1986-06-01), Thatte
patent: 4829520 (1989-05-01), Toth
patent: 5257268 (1993-10-01), Agrawal et al.

Affiliated with

Also associated with

Rating

Arrangement for fault detection in circuit interconnections does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement for fault detection in circuit interconnections, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement for fault detection in circuit interconnections will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1006967