Arithmetic unit for performing XY+B operation

Details Arithmetic unit for performing XY+B operation Arithmetic unit for performing XY+B operation

1992-12-15

1994-12-20

Mai, Tan V.

Boots, shoes, and leggings

364748, G06F 738

Patent

active

053750780

ABSTRACT:
An arithmetic unit rapidly performs an XY+B floating point operation and yields a result equivalent to truncation of the product of X and Y before adding to B. Standard circuitry produces partial products from multiplier X and multiplicand Y, and a standard adder adds the partial products to yield a sum vector and a carry vector. Meanwhile, other circuitry predicts whether a most significant digit of a sum of the sum vector and the carry vector is zero or nonzero, based on less than all bits of the multiplier X and the multiplicand Y. If the most significant digit is certainly not equal to zero, a multiplexing circuit passes to a second adder a most significant N digits of the sum vector, a most significant N digits of the carry vector, a carry bit resulting from addition an (N-1)th most significant digit and lesser significant digits of the sum vector with an (N+1)th most significant digit and less significant digits of the carry vector, and an operand B. If the most significant digit is certainly equal to zero, then the multiplexing circuitry passes to the second adder a most significant N+1 digits of the sum vector, a most significant N+1 digits of the carry vector, a carry bit resulting from the addition of an (N+2)th most significant digit and less significant digits of the sum vector with an (N+2)th most significant digit and lesser significant digits of the carry vector, and the operand B.

REFERENCES:
patent: 3987291 (1976-10-01), Gooding et al.
patent: 4511990 (1985-04-01), Hagiwara et al.
patent: 4592006 (1986-05-01), Hagiwara et al.
patent: 4594678 (1986-06-01), Uhlenhoff
patent: 4831577 (1989-05-01), Wei et al.
patent: 4852037 (1989-07-01), Aoki
patent: 4866652 (1989-09-01), Chu et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 5070471 (1991-12-01), Dao-Trong et al.
patent: 5113363 (1992-05-01), Orsino et al.
patent: 5119324 (1992-06-01), Ahsan
patent: 5241490 (1993-08-01), Poor
IEEE Transactions on Computers, vol. 40, No. 11, Nov., 1991, "Hard-Wired Multipliers With Encoded Partial Products", by S. Vassiliadis et al.

Affiliated with

Also associated with

Rating

Arithmetic unit for performing XY+B operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic unit for performing XY+B operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic unit for performing XY+B operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2389213