Area-efficient low-power bipolar current-mode logic

Details Area-efficient low-power bipolar current-mode logic Area-efficient low-power bipolar current-mode logic

1990-05-04

1991-09-24

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

3072993, 307454, 307475, 3074821, H03K 19086, H03K 19082, H03K 19013, H03K 19003

Patent

active

050516213

ABSTRACT:
Current mode logic configuration circuits are shown for use with linear integrated circuit chips. The circuits employ plural collector lateral transistors to provide logic current source outputs in response to logic current inputs that are accepted by NPN transistor current mirrors acting as current sinks. Conventional logic functions are detailed and a toggle flip-flop configuration is shown being composed of the basic logic gates. Since the disclosed current mode voltage swings are small the circuit speed is relatively high at a given shunt capacitance. Die surface area is low with many transistors sharing common n-epitaxial tubs.

REFERENCES:
patent: 4704544 (1987-11-01), Horwitz
patent: 4736125 (1988-04-01), Yuen
patent: 4737663 (1988-04-01), Varadarajan
patent: 4945263 (1990-07-01), Estrada
patent: 4945265 (1990-07-01), Estrada
patent: 4988898 (1991-01-01), Jansson
patent: 4988899 (1991-01-01), Jansson

Affiliated with

Also associated with

Rating

Area-efficient low-power bipolar current-mode logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Area-efficient low-power bipolar current-mode logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Area-efficient low-power bipolar current-mode logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1698783